STMicroelectronics STEF05DPUR
- Part No.:
- STEF05DPUR
- Manufacturer:
- STMicroelectronics
- Category:
- Current Regulation/Management
- Package:
- 10-VFDFN Exposed Pad
- Datasheet:
-
STEF05DPUR.pdf
- Description:
- IC ELECTRONIC FUSE 10DFN
- Quantity:
- Payment:

- Shipping:

Inventory:1,036
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STEF05DPUR from STMicroelectronics is a 5 V electronic fuse IC with N-channel MOSFET architecture, continuous current rating of 3.6 A, on-resistance of 40 mΩ (typ), and integrated output voltage clamp at 6.65 V (typ). It provides undervoltage lockout (3.6 V typ), thermal latch at 165 °C (typ), and controlled output ramp for inrush suppression - deployed in SSDs, HDDs, and set-top boxes to replace mechanical fuses.
For engineers reviewing the STEF05DPUR datasheet, STEF05DPUR pinout, STEF05DPUR application, or STEF05DPUR equivalent, key selection criteria include programmable current limiting via external resistor, tri-state Enable/Fault signaling for thermal fault detection, dv/dt-controlled turn-on timing, and DFN10 (3 × 3 mm) package compatibility with high-density PCB layouts.
Technical Context
The STEF05DPUR integrates an N-channel power MOSFET with precision current-sense FET ratio and internal dv/dt control circuitry to regulate output voltage slew rate during startup. Its enable/fault pin operates as a tri-state interface: floating or pulled high enables conduction; pulled low disables output; intermediate voltage (0.82–1.95 V) signals thermal shutdown.
Current limiting is set externally via resistor between I-Limit and Source pins, enabling precise short-circuit (3.1–5.1 A) and overload (4 A typ) thresholds. Thermal protection latches at 165 °C (typ), and recovery requires either supply recycle or active reset via Enable pin below 0.58 V.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Continuous Current | 3.6 A (typ) - supports sustained 5 V rail loads in SSD/HDD power domains without derating on 0.5 inch² copper. |
| RDS(on) | 40 mΩ (typ at 25 °C) - limits voltage drop to ≤180 mV at 4.5 A, minimizing power loss and self-heating. |
| Output Clamp Voltage | 6.65 V (typ) - protects downstream 5 V logic from overvoltage transients up to 10 V input. |
| Undervoltage Lockout | 3.6 V (typ turn-on) with 0.4 V hysteresis - prevents erratic operation during brown-out conditions. |
| Thermal Latch Threshold | 165 °C (typ) - shuts down output before silicon damage; latch persists until reset via EN or VCC cycle. |
| Delay Time | 200 µs (typ) - fixed interval from enable assertion to start of dv/dt ramp, ensuring controlled sequencing. |
| Operating Junction Temp | −40 °C to +125 °C - qualified for industrial storage and embedded consumer applications. |
Pinout & Package
STEF05DPUR is housed in a thermally enhanced DFN10 (3 × 3 mm, 0.65 mm height) package with exposed VCC pad for improved heat dissipation. The 10-pin layout includes functional redundancy (pins 1–5 tied internally to VOUT/Source) and strict isolation of analog (I-Limit, dv/dt) and digital (En/Fault) control paths.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1–5 VOUT/Source | Power MOSFET source terminal | Internally paralleled pins reduce resistance and inductance; connects directly to load-side 5 V rail and RLimit resistor. |
| 6 NC | No connect | Unbonded die pad; must remain unconnected to avoid parasitic coupling or thermal interference. |
| 7 I-Limit | Current limit programming node | Resistor to Source sets short-circuit (3.1–5.1 A) and overload (4 A) thresholds via internal sense-FET ratio. |
| 8 En/Fault | Tri-state enable/fault status pin | High (>1.96 V): enable; Low (<0.58 V): disable; Intermediate (0.82–1.95 V): thermal fault signal to host MCU. |
| 9 dv/dt | Output voltage slew rate control | Internal capacitor yields ~1 ms ramp; external cap extends ramp time linearly per C = 36×10⁻⁹ × Δt (F). |
| 10 GND | Power and signal reference | Low-impedance return path for MOSFET body diode, thermal sensor, and fault logic; ties to PCB ground plane. |
| 11 VCC | Exposed thermal pad / input supply | Must be soldered to large copper area; carries full input current and serves as primary thermal conduction path. |
Key Features
| Feature | Design Value |
|---|---|
| Programmable current limiting | Short-circuit and overload thresholds set by single external resistor (RLimit), enabling design flexibility across 5 V systems. |
| Controlled output voltage ramp | dv/dt pin allows precise adjustment of VOUT rise time (default ~1 ms), eliminating inrush current spikes in capacitive loads. |
| Tri-state Enable/Fault signaling | Single pin delivers enable control, thermal fault alert, and multi-device synchronization - reducing BOM and routing complexity. |
| Integrated overvoltage clamp | Clamps output to 6.65 V (typ) during input overvoltage, protecting downstream 5 V logic without external TVS diodes. |
| Thermal latch with non-destructive reset | Latches at 165 °C (typ); resets via VCC cycle or EN pin toggle - no performance degradation after repeated fault events. |
Applications
| Hard Disk Drives | Solid State Drives |
|---|---|
|
Use Scenario: Power sequencing and short-circuit protection for 5 V SATA bus and spindle motor drivers. IC Role / Device Role / Timing Role: Series-connected electronic fuse providing current limiting, thermal shutdown, and output clamping during hot-plug or surge events. Use Value: Eliminates need for mechanical fuse replacement and reduces system downtime; 3.6 A continuous rating matches HDD peak load profiles. |
Use Scenario: Overcurrent protection for NAND flash controller and DRAM power rails in enterprise SSD modules. IC Role / Device Role / Timing Role: Load-switching fuse with programmable current limit and <1 ms controlled ramp to prevent VCC sag during NAND page writes. Use Value: Prevents data corruption during transient overloads; 40 mΩ RDS(on) minimizes voltage drop across 5 V rail under full load. |
| Set-Top Boxes | HDD/SSD Arrays |
|
Use Scenario: Input rail protection for 5 V AV processing subsystems subject to ESD and cable-induced surges. IC Role / Device Role / Timing Role: Primary overvoltage and overcurrent guard for HDMI, USB, and tuner ICs powered from shared 5 V SMPS. Use Value: 6.65 V clamp voltage aligns with 5 V logic tolerance; undervoltage lockout (3.6 V) avoids brown-out resets during line dips. |
Use Scenario: Individual rail protection for multi-drive enclosures where independent fault isolation is required. IC Role / Device Role / Timing Role: Per-drive e-fuse enabling selective shutdown without affecting adjacent drives; En/Fault pin supports daisy-chained thermal alerts. Use Value: Enables hot-swap capability and predictive maintenance via fault pin monitoring; DFN10 footprint saves space in dense backplane layouts. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar electronic fuse applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS259211RGER | Higher RDS(on) (60 mΩ min), fixed 5.7 V clamp, no dv/dt pin - uses internal slew control only. | Designed for USB PD and portable electronics; lacks programmable current limit via external resistor. | Select when board space is constrained and fixed 5.7 V clamp suffices; not suitable for adjustable short-circuit threshold requirements. |
| AP22653WU-7 | Lower continuous current (2.5 A), no thermal latch - auto-retry on fault instead of latched shutdown. | Targeted at consumer-grade peripherals; missing tri-state fault signaling and precise thermal threshold. | Choose for cost-sensitive, non-critical 5 V rails where automatic recovery is preferred over deterministic fault reporting. |
Compared with TPS259211RGER and AP22653WU-7, STEF05DPUR uniquely combines programmable current limiting, thermal latch with explicit fault signaling, and user-adjustable dv/dt - making it optimal for industrial storage systems requiring deterministic fault handling and layout flexibility.
Availability
STEF05DPUR is available at Aetrix Electronics and suitable for solid state drives, hard disk drives, and set-top boxes requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for STEF05DPUR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, sensors, and analog devices for industrial, automotive, and consumer markets.
The STEF series is ST's dedicated electronic fuse product line, engineered specifically for high-reliability 5 V and 12 V power rail protection in storage, computing, and multimedia equipment - emphasizing programmability, thermal robustness, and system-level fault visibility.
FAQ
What is the recommended copper area for the VCC exposed pad?
The VCC pad (pin 11) must be soldered to a minimum 0.5 inch² copper area on the PCB to achieve the specified RthJA of 52.7 °C/W. For operation at full 3.6 A continuous current, ST recommends using internal and external copper layers connected via ≥6 thermal vias (0.3 mm diameter) to maximize heat dissipation and maintain junction temperature below 125 °C.
How is the short-circuit current limit calculated?
The short-circuit current limit is set by the resistor RLimit connected between pins 7 (I-Limit) and 1–5 (VOUT/Source). Using the formula IShort ≈ 42 / RLimit (with RLimit in ohms), a 11 Ω resistor yields 3.8 A typical limit. The relationship is confirmed in Figure 13 of the datasheet and accounts for internal sense-FET ratio and process variation.
Can the En/Fault pin drive multiple devices simultaneously?
Yes - the En/Fault pin supports up to three STEF05DPUR devices connected in parallel for synchronized thermal shutdown. When one device enters thermal fault, its En/Fault pin pulls to 0.82–1.95 V, forcing all connected devices into disable state. This is validated in Section 5.4 and Figure 6 of the datasheet, with maximum fan-out specified as three units.
Does STEF05DPUR require external components for basic operation?
Yes - minimal external components are required: a resistor between I-Limit and Source pins to set current limits, and optional capacitor on dv/dt pin to extend ramp time. Input/output bulk capacitors (CI = 10 µF, CO = 47 µF) are recommended per Section 4 test conditions, but not strictly mandatory for functional operation at reduced load transients.
STEF05DPUR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- 10-VFDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Electronic Fuse
- Sensing Method:
- -
- Accuracy:
- -
- Voltage - Input:
- 3.1V ~ 10V
- Current - Output:
- 3.6A
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 10-DFN (3x3)
STEF05DPUR FAQ
1.How can I place an order for STEF05DPUR through Aetrix?
Please submit a Request for Quotation (RFQ) for STEF05DPUR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STEF05DPUR reliable?
The price and inventory of STEF05DPUR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STEF05DPUR is usually 5 days.
3.What payment methods are accepted for STEF05DPUR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STEF05DPUR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STEF05DPUR?
STEF05DPUR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STEF05DPUR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STEF05DPUR?
For technical support, including STEF05DPUR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STEF05DPUR requirements.
6.How does Aetrix verify that STEF05DPUR is sourced from the original manufacturer or authorized distributors?
All STEF05DPUR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STEF05DPUR meets industry standards.
7.What is the process for return or replacement of STEF05DPUR?
All STEF05DPUR units undergo pre-shipment inspection (PSI). If there is an issue with STEF05DPUR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STEF05DPUR part is unused and in its original packaging.
Return procedure for STEF05DPUR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STEF05DPUR Tags
.jpg)
-
PSSI2021SAY,115
Nexperia USA Inc.

-
BCR401RE6327HTSA1
Infineon Technologies

-
INA199B2DCKR
Texas Instruments

-
INA199A1DCKR
Texas Instruments

-
INA199B1DCKR
Texas Instruments

-
NSI45015WT1G
onsemi

-
NSI45020T1G
onsemi

-
NSI45030AT1G
onsemi

-
NSI45025AT1G
onsemi

-
NSI45020AT1G
onsemi

-
NSI50010YT1G
onsemi

-
LM334Z/NOPB
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

