STMicroelectronics STEF05LAPUR
- Part No.:
- STEF05LAPUR
- Manufacturer:
- STMicroelectronics
- Category:
- Current Regulation/Management
- Package:
- 10-VFDFN Exposed Pad
- Datasheet:
-
STEF05LAPUR.pdf
- Description:
- IC ELECTRONIC FUSE 10DFN
- Quantity:
- Payment:

- Shipping:

Inventory:4,084
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STEF05LAPUR from STMicroelectronics is a latching-type electronic fuse (eFuse) designed for 5 V rail protection in high-reliability storage systems. It integrates an N-channel power MOSFET with 40 mΩ typical RDS(on) (DFN10 package), 3.6 A continuous current rating, 6.1 V output clamping voltage, and thermal latch at 160 °C. Used in SSDs and HDD arrays to replace mechanical fuses, it provides programmable current limiting via external resistor and controlled soft-start via dv/dt pin.
For engineers reviewing the STEF05LAPUR datasheet, STEF05LAPUR pinout, STEF05LAPUR application, or STEF05LAPUR equivalent, this page delivers verified electrical specs, DFN10 package layout, thermal shutdown behavior, auto-retry functionality, and real-world use cases in 5 V power path protection for solid-state and rotating media subsystems.
Technical Context
The STEF05LAPUR implements a precision current-sense architecture using an internal N-channel sense FET with fixed ratio to monitor load current and enforce dual-level protection: overload trip-point (ILim = 2.5 A) and short-circuit limit (IShort ≈ 1.2 A with 24 Ω RLimit). Its integrated dv/dt control circuit enables user-adjustable output voltage ramp-up (1.4–16 ms) via external capacitor on the Cdv/dt pin.
Thermal protection operates with a latched shutdown at 160 °C junction temperature and includes fault signaling via tri-state Enable/Fault pin - pulled to intermediate voltage (0.8–2.0 V) during thermal events. The device supports Kelvin sensing in Flip Chip variants but STEF05LAPUR uses DFN10 with standard source connection and requires no external sense resistor routing.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 4.5 V to 8 V - supports 5 V nominal rail with ±10 % tolerance and transient headroom up to 8 V. |
| RDS(on) | 40 mΩ typ. - yields ≤180 mV drop at 4.5 A, minimizing power loss and self-heating in DFN10 package. |
| Continuous Current | 3.6 A - maximum sustained load current before thermal derating begins under 70 °C/W RthJA. |
| VClamp | 6.1 V typ. - clamps output to safe level during input overvoltage, protecting downstream 5 V logic ICs. |
| UVLO Threshold | 3.4 V typ. - prevents erratic turn-on during brown-out; 0.1 V hysteresis ensures stable re-enable. |
| Delay Time | 500 µs - fixed delay from enable assertion to 10 % VOUT, decoupling control timing from ramp dynamics. |
| Thermal Latch | 160 °C typ. - irreversible shutdown until supply cycle or EN pin reset; prevents thermal runaway in sustained overload. |
Pinout & Package
STEF05LAPUR is supplied in DFN10 (3 × 3 mm) package with exposed thermal pad (VCC). Pin numbering follows top-view marking orientation per DS11527 Rev 2 Figure 2.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 2, 3, 4, 5 | VOUT/Source | Power output node connected to source of internal MOSFET; must be routed with low-inductance path to load. |
| 6 | N.C. | No internal connection; leave unconnected and unbonded on PCB. |
| 7 | I-Lim+ | Current limit reference input; connects to one end of external RLimit (10–120 Ω) to set IShort/ILim. |
| 8 | En/Fault | Tri-state bi-directional pin: floating = enabled; grounded = disabled; intermediate voltage = thermal fault signal. |
| 9 | N.C. | No internal connection; leave unconnected and unbonded on PCB. |
| 10 | GND | Ground reference for internal circuits and thermal pad; must be soldered to large copper pour for heat dissipation. |
| Exposed Pad (B1–B3) | VCC | Main power input terminal; connects directly to 5 V rail; serves as primary thermal conduction path to PCB. |
Key Features
| Feature | Design Value |
|---|---|
| Auto-retry Thermal Recovery | After die cools below hysteresis threshold (~135 °C), device autonomously resets output without supply cycling - critical for unattended SSD array recovery. |
| Programmable Soft-Start | External capacitor on Cdv/dt pin adjusts VOUT ramp time from 1.4 ms (no cap) to 16 ms (1 nF), preventing inrush-induced voltage droop on shared 5 V rails. |
| Dual-Level Current Limiting | Separate overload (2.5 A) and short-circuit (1.2 A) thresholds allow differentiated response: graceful current foldback vs immediate current clamp. |
| Voltage Clamping Protection | 6.1 V clamping activates when VIN exceeds threshold, shielding downstream 5 V logic (e.g., SATA PHY, NAND controller) from transient overvoltage damage. |
| Enable/Fault Shared Interface | Single pin handles both local disable control and remote thermal fault reporting - reduces board routing count and enables cascaded shutdown across multiple eFuses. |
Applications
| Solid-State Drive (SSD) Power Rail | Hard Disk Drive (HDD) Actuator Supply |
|---|---|
|
Use Scenario: Protects 5 V VDDQ rail feeding NAND flash interface and controller logic in enterprise SSD modules. IC Role / Device Role / Timing Role: Series-connected eFuse providing overcurrent, overvoltage, and thermal protection with <1.6 ms total turn-on delay and programmable ramp. Use Value: Eliminates need for discrete fuse + TVS + thermal cutoff; maintains system uptime via auto-retry after transient overloads caused by NAND program/erase bursts. |
Use Scenario: Secures 5 V motor driver supply in 2.5" HDDs where actuator coil surges risk damaging drive electronics during seek operations. IC Role / Device Role / Timing Role: High-side current limiter with fast short-circuit response (<500 µs) and 6.1 V clamping to prevent back-EMF induced overvoltage. Use Value: Prevents catastrophic failure from stalled actuator or winding shorts while enabling automatic recovery after thermal cooldown - no manual intervention required. |
| HDD/SSD RAID Array Backplane | Optical Drive (DVD/Blu-ray) Spindle Motor |
|
Use Scenario: Individual eFuse per drive slot on enterprise RAID backplanes to isolate faults without affecting adjacent drives. IC Role / Device Role / Timing Role: Slot-level 5 V rail protector with Enable/Fault pin daisy-chained to BMC for centralized fault logging and coordinated shutdown. Use Value: Enables hot-swap compliance and predictive maintenance: thermal fault events logged via Fault pin voltage state inform firmware of incipient cooling failures. |
Use Scenario: Powers 5 V spindle motor in consumer Blu-ray players where variable-speed rotation causes dynamic current draw and thermal stress. IC Role / Device Role / Timing Role: Current-limited 5 V source with 160 °C thermal latch and auto-retry - survives repeated spin-up surges without degradation. Use Value: Replaces electromechanical fuses that degrade after repeated trips; sustains >10⁵ cycles with consistent RDS(on) and trip accuracy over -40 °C to 125 °C. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar electronic fuse applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TCKE805L | Higher RDS(on) (65 mΩ), lower continuous current (2.8 A), no dv/dt pin - fixed 1.2 ms ramp. | Lacks programmable soft-start and auto-retry; suited for cost-sensitive single-drive applications without thermal monitoring needs. | Select when board space is constrained and thermal fault signaling is unnecessary; verify 2.8 A rating suffices for peak spindle load. |
| TPS25942L | Wider VIN range (2.7–24 V), integrated current sense amplifier, I2C interface - no analog fault pin. | Requires microcontroller host for configuration and fault readback; not pin-compatible; adds firmware dependency. | Choose for systems needing telemetry (real-time current/voltage monitoring) and multi-rail coordination via digital bus - not for standalone analog protection. |
Compared with TCKE805L, STEF05LAPUR offers superior thermal resilience and field-programmable ramp control; versus TPS25942L, it delivers deterministic analog fault signaling without MCU overhead - ideal for legacy storage controllers lacking I²C support.
Availability
STEF05LAPUR is available at Aetrix Electronics and suitable for solid-state drive (SSD) power management, hard disk drive (HDD) actuator protection, and optical disc drive (ODD) spindle control requiring stable component supply across industrial temperature ranges and long production lifecycles.
Supply support for STEF05LAPUR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, specializing in power management, automotive ICs, and industrial microcontrollers with over 40 years of analog design heritage.
The STEF series targets high-availability 5 V power path protection in storage subsystems, emphasizing robustness against repetitive overloads, precise current limiting, and seamless integration into legacy and next-generation drive architectures.
FAQ
What is the difference between STEF05LAPUR and STEF05LPUR?
STEF05LAPUR features auto-retry thermal shutdown: after die temperature drops below hysteresis (~135 °C), it automatically restores output without cycling VCC. STEF05LPUR uses latching shutdown - output remains off until VCC is cycled or the EN pin is pulsed low-high. Both share identical RDS(on), current ratings, and pinout in DFN10.
Can the dv/dt pin be left unconnected?
Yes - leaving the dv/dt pin open results in a nominal 1.4 ms output voltage ramp time (10 % to 90 % VOUT). An external capacitor (0–1 nF) may be added to extend ramp time up to 16 ms. Do not connect dv/dt to GND or VCC; floating is the default functional state.
How is current limit set, and what resistor value gives 2.5 A overload protection?
Current limit is set by an external resistor (RLimit) between I-Lim+ (Pin 7) and VOUT/Source (Pins 1–5). For 2.5 A overload trip-point (ILim), DS11527 Figure 12 specifies RLimit ≈ 24 Ω. Short-circuit limit (IShort) under same condition is ~1.2 A, confirmed in Table 6.
Does STEF05LAPUR require a heatsink on the PCB?
No dedicated heatsink is needed. The DFN10 package's exposed VCC pad must be soldered to ≥100 mm² of inner-layer or bottom-side copper pour with ≥4 thermal vias (0.3 mm diameter) to achieve the specified 70 °C/W RthJA. This satisfies thermal requirements up to 3.6 A continuous load at 25 °C ambient.
STEF05LAPUR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- 10-VFDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Electronic Fuse
- Sensing Method:
- -
- Accuracy:
- -
- Voltage - Input:
- 4.5V ~ 8V
- Current - Output:
- 3.6A
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 10-DFN (3x3)
STEF05LAPUR FAQ
1.How can I place an order for STEF05LAPUR through Aetrix?
Please submit a Request for Quotation (RFQ) for STEF05LAPUR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STEF05LAPUR reliable?
The price and inventory of STEF05LAPUR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STEF05LAPUR is usually 5 days.
3.What payment methods are accepted for STEF05LAPUR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STEF05LAPUR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STEF05LAPUR?
STEF05LAPUR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STEF05LAPUR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STEF05LAPUR?
For technical support, including STEF05LAPUR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STEF05LAPUR requirements.
6.How does Aetrix verify that STEF05LAPUR is sourced from the original manufacturer or authorized distributors?
All STEF05LAPUR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STEF05LAPUR meets industry standards.
7.What is the process for return or replacement of STEF05LAPUR?
All STEF05LAPUR units undergo pre-shipment inspection (PSI). If there is an issue with STEF05LAPUR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STEF05LAPUR part is unused and in its original packaging.
Return procedure for STEF05LAPUR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STEF05LAPUR Tags
.jpg)
-
PSSI2021SAY,115
Nexperia USA Inc.

-
BCR401RE6327HTSA1
Infineon Technologies

-
INA199B2DCKR
Texas Instruments

-
INA199A1DCKR
Texas Instruments

-
INA199B1DCKR
Texas Instruments

-
NSI45015WT1G
onsemi

-
NSI45020T1G
onsemi

-
NSI45030AT1G
onsemi

-
NSI45025AT1G
onsemi

-
NSI45020AT1G
onsemi

-
NSI50010YT1G
onsemi

-
LM334Z/NOPB
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

