STMicroelectronics STEF05PUR
- Part No.:
- STEF05PUR
- Manufacturer:
- STMicroelectronics
- Category:
- Current Regulation/Management
- Package:
- 10-VFDFN Exposed Pad
- Datasheet:
-
STEF05PUR.pdf
- Description:
- IC ELECTRONIC FUSE 10DFN
- Quantity:
- Payment:

- Shipping:

Inventory:18,565
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STEF05PUR from STMicroelectronics is a 5 V electronic fuse IC featuring N-channel MOSFET architecture with 40 mΩ typical on-resistance, 3.6 A continuous current rating, 6.65 V output clamping voltage, and thermal latch at 165 °C. It operates in series with a 5 V rail to protect downstream circuitry in storage subsystems against overcurrent, short-circuit, overvoltage, and thermal faults.
For engineers reviewing the STEF05PUR datasheet, STEF05PUR pinout, STEF05PUR application, or STEF05PUR equivalent, key selection criteria include controlled dv/dt ramp-up time (~1 ms), tri-state Enable/Fault signaling for thermal fault detection, and external RLIMIT-programmable current thresholds (e.g., 2.9 A overload, 2.9–3.9 A short-circuit limit).
Technical Context
The STEF05PUR integrates a precision N-channel power MOSFET with internal current-sense FET, UVLO (3.2–4.0 V turn-on), output voltage clamp, and thermal shutdown circuitry. Its Enable/Fault pin functions as both control input and fault status indicator-floating enables operation, grounding disables output, and intermediate voltage (0.82–1.95 V) signals thermal latch activation.
Current limiting is set by an external resistor (RLIMIT) between I-Limit and Source pins, enabling programmable short-circuit (e.g., 2.9 A @ 22 Ω) and overload thresholds. The dv/dt pin controls output voltage slew rate via internal capacitance or optional external capacitor, supporting soft-start into capacitive or shorted loads.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Continuous current | 3.6 A at 25 °C with 0.5 in² copper pad - supports sustained 5 V rail protection in high-density SSD/HDD power domains. |
| N-channel RDS(on) | 40 mΩ typ - yields ≤180 mV drop at 4.5 A, minimizing conduction loss and self-heating during normal operation. |
| Output clamp voltage | 6.65 V typ - limits downstream IC stress during transient overvoltage events on 5 V supply lines. |
| Thermal latch threshold | 165 °C typ - provides irreversible shutdown under sustained overload or poor PCB thermal design, preventing MOSFET failure. |
| UVLO turn-on threshold | 3.6 V typ - ensures stable startup only when input rail reaches functional 5 V system margin, avoiding brownout operation. |
| Enable/Fault logic states | Three defined voltage bands: <0.58 V (disable), 0.82–1.95 V (thermal fault signal), >1.96 V (enable) - enables robust board-level monitoring without external level-shifting. |
| dv/dt ramp time | 1.2 ms typ (no external cap) - prevents inrush current damage to downstream capacitors and avoids false triggering of load-side overcurrent detectors. |
Pinout & Package
STEF05PUR is housed in a thermally enhanced DFN10 (3 × 3 mm) package with exposed VCC pad for improved heat dissipation. The 10-terminal layout includes five Source pins (1–5) paralleled for low-inductance, high-current path routing.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1–5 VOUT/Source | Power MOSFET source node | Paralleled terminals reduce resistance/inductance; connects directly to protected 5 V load rail and RLIMIT resistor. |
| 6 NC | No connect | Internally unconnected; must remain floating per datasheet - no routing or soldering required. |
| 7 I-Limit | Current sense reference input | Accepts external RLIMIT to set precise short-circuit (ISHORT) and overload (ILIM) thresholds via internal FET ratio. |
| 8 En/Fault | Tri-state enable & thermal fault indicator | Open-drain compatible; floats to enable, pulled low to disable, sinks intermediate voltage during thermal shutdown. |
| 9 dv/dt | Output voltage slew rate control | Internal RC sets ~1 ms ramp; adding external capacitor linearly extends ramp time for demanding soft-start requirements. |
| 10 GND | Power and signal reference ground | Low-impedance return path for bias, fault signaling, and MOSFET gate drive - must be solidly connected to PCB ground plane. |
| 11 VCC | Exposed thermal pad / input voltage | Must be soldered to large copper area for thermal management; serves as primary 5 V input and heatsink interface. |
Key Features
| Feature | Design Value |
|---|---|
| Programmable current limiting | RLIMIT-based adjustment of both short-circuit (1.9–3.9 A) and overload (2.9 A) thresholds - eliminates fixed-threshold inflexibility in multi-load systems. |
| Controlled output voltage ramp | Configurable dv/dt timing (0.7–2.5 ms) prevents inrush-induced voltage droop or false overcurrent trips in high-capacitance SSD/HDD applications. |
| Thermal fault signaling | En/Fault pin asserts 0.82–1.95 V intermediate state - enables direct connection to microcontroller GPIO or supervisor IC without external comparators. |
| Undervoltage lockout with hysteresis | 3.6 V turn-on + 0.4 V hysteresis - guarantees clean, bounce-free startup and prevents oscillation near brownout thresholds. |
| Resettable protection | No physical replacement needed; reset via VCC cycle or En/Fault pin toggle - reduces field service cost and improves system uptime vs. mechanical fuses. |
Applications
| Hard Disk Drives (HDD) | Solid State Drives (SSD) |
|---|---|
|
Use Scenario: Power sequencing and overcurrent protection for 5 V motor drivers and preamp circuits in 3.5″/2.5″ HDDs. IC Role / Device Role / Timing Role: Series-connected electronic fuse providing real-time current monitoring, thermal shutdown, and output clamping during spin-up surges. Use Value: Prevents catastrophic MOSFET failure in motor driver ICs during stalled-rotor conditions while maintaining system-level reset capability. |
Use Scenario: Primary 5 V rail protection for NAND controller, DRAM cache, and PCIe interface power domains in enterprise SSD modules. IC Role / Device Role / Timing Role: High-reliability current limiter with <1 ms soft-start to avoid violating inrush limits of stacked DRAM packages. Use Value: Eliminates need for bulky polymer PTCs or discrete MOSFET+controller solutions, saving >30% board area in 2.5″ U.2 form factor. |
| HDD/SSD Arrays | Set-Top Boxes |
|
Use Scenario: Individual rail protection across multiple 5 V drives in JBOD or RAID enclosures with shared thermal monitoring bus. IC Role / Device Role / Timing Role: Cascadable En/Fault signaling enables synchronized thermal shutdown across up to 3 devices - critical for fanless array cooling. Use Value: Reduces firmware complexity by allowing single microcontroller pin to monitor and coordinate protection across 12+ drives. |
Use Scenario: 5 V supply protection for HDMI PHY, tuner demodulator, and video decoder SoC power domains in consumer STBs. IC Role / Device Role / Timing Role: Voltage-clamped eFuse preventing latch-up in HDMI transceivers during hot-plug transients or ESD events. Use Value: Maintains CE/FCC compliance by limiting peak fault energy to <10 mJ - below IEC 61000-4-5 Level 3 surge immunity thresholds. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar electronic fuse applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TCKE205A | Higher 5.5 V max input; 2.5 A continuous rating; no dv/dt control pin; thermal shutdown only (no fault signaling) | Lacks En/Fault tri-state signaling and programmable ramp - unsuitable for coordinated multi-rail shutdown or soft-start-sensitive loads | Select when cost sensitivity outweighs diagnostic capability and soft-start control is unnecessary. |
| TPS259211 | 4.5–18 V input range; 5 A continuous; integrated current sense amplifier; I2C programmability; no UVLO hysteresis | Requires external MCU for configuration; lacks native thermal cascade capability - increases BOM and firmware overhead | Select when digital configurability and telemetry (real-time current readback) justify added system complexity. |
Compared with TCKE205A and TPS259211, STEF05PUR delivers optimal balance of analog simplicity, thermal coordination, and soft-start precision for 5 V storage and consumer electronics - requiring no programming, minimal external components, and direct fault visibility.
Availability
STEF05PUR is available at Aetrix Electronics and suitable for hard disk drives, solid state drives, and set-top boxes requiring stable component supply, long-term lifecycle support, and production-ready qualification.
Supply support for STEF05PUR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing silicon solutions for automotive, industrial, and consumer markets since 1987.
The STEF series targets high-reliability power distribution in storage and multimedia systems, emphasizing resettable protection, thermal coordination, and analog-programmable current limits without digital overhead.
FAQ
What is the recommended PCB layout for thermal performance?
Mount STEF05PUR on a minimum 0.5 in² copper pour connected to the exposed VCC pad via ≥6 thermal vias (0.3 mm diameter). Route Source pins (1–5) with ≥15 mil traces and keep I-Limit and dv/dt traces short and noise-isolated. Avoid placing thermal relief on VCC pad to maximize heat transfer to inner layers.
How does the En/Fault pin behave during thermal shutdown?
During thermal latch activation, the En/Fault pin transitions from high state (>1.96 V) to a stable intermediate voltage (0.82–1.95 V) that can directly drive a microcontroller GPIO configured as analog input or comparator. This state persists until VCC is cycled or the pin is pulsed low then released.
Can STEF05PUR be used on a 3.3 V rail?
No - STEF05PUR requires minimum 3.2 V UVLO turn-on and is rated for 5 V nominal operation. Its 6.65 V output clamp and 3.6 A current rating are optimized for 5 V systems. For 3.3 V rails, ST recommends STEF03 (not pin-compatible) or alternative eFuses with lower VCLAMP and UVLO thresholds.
What determines the short-circuit current limit value?
The short-circuit current limit is set by the resistor (RLIMIT) between pins 7 (I-Limit) and 1–5 (Source). At 22 Ω, it delivers 2.9 A typical short-circuit limit. The relationship is inverse and nonlinear - see Figure 13 in ST's Doc ID 019055 Rev 5 for exact RLIMIT vs. ISHORT curves across temperature.
STEF05PUR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- 10-VFDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Electronic Fuse
- Sensing Method:
- -
- Accuracy:
- -
- Voltage - Input:
- 3.1V ~ 10V
- Current - Output:
- 3.6A
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 10-DFN (3x3)
STEF05PUR FAQ
1.How can I place an order for STEF05PUR through Aetrix?
Please submit a Request for Quotation (RFQ) for STEF05PUR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STEF05PUR reliable?
The price and inventory of STEF05PUR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STEF05PUR is usually 5 days.
3.What payment methods are accepted for STEF05PUR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STEF05PUR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STEF05PUR?
STEF05PUR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STEF05PUR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STEF05PUR?
For technical support, including STEF05PUR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STEF05PUR requirements.
6.How does Aetrix verify that STEF05PUR is sourced from the original manufacturer or authorized distributors?
All STEF05PUR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STEF05PUR meets industry standards.
7.What is the process for return or replacement of STEF05PUR?
All STEF05PUR units undergo pre-shipment inspection (PSI). If there is an issue with STEF05PUR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STEF05PUR part is unused and in its original packaging.
Return procedure for STEF05PUR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STEF05PUR Tags
.jpg)
-
PSSI2021SAY,115
Nexperia USA Inc.

-
BCR401RE6327HTSA1
Infineon Technologies

-
INA199B2DCKR
Texas Instruments

-
INA199A1DCKR
Texas Instruments

-
INA199B1DCKR
Texas Instruments

-
NSI45015WT1G
onsemi

-
NSI45020T1G
onsemi

-
NSI45030AT1G
onsemi

-
NSI45025AT1G
onsemi

-
NSI45020AT1G
onsemi

-
NSI50010YT1G
onsemi

-
LM334Z/NOPB
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

