STMicroelectronics STEF12EPUR
- Part No.:
- STEF12EPUR
- Manufacturer:
- STMicroelectronics
- Category:
- Current Regulation/Management
- Package:
- 10-VFDFN Exposed Pad
- Datasheet:
-
STEF12EPUR.pdf
- Description:
- IC ELECTRONIC FUSE 10DFN
- Quantity:
- Payment:

- Shipping:

Inventory:9,769
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STEF12EPUR from STMicroelectronics is a 12 V electronic fuse (eFuse) with integrated N-channel power MOSFET, designed for series protection of 12 V power rails in storage and consumer electronics. It delivers 3.6 A continuous current, 53 mΩ typical on-resistance, 15 V output clamping, and thermal latch at 165 °C - enabling robust overcurrent, overvoltage, and thermal fault management in HDD/SSD power paths.
For engineers reviewing the STEF12EPUR datasheet, STEF12EPUR pinout, STEF12EPUR application, or STEF12EPUR equivalent, key selection criteria include programmable current limit via external resistor, controlled dv/dt ramp-up (0.9 ms typ), tri-state Enable/Fault signaling, UL2367 recognition, and DFN10 (3×3 mm) thermal performance (RthJA = 52.7 °C/W).
Technical Context
The STEF12EPUR implements a precision current-sense architecture using an internal N-channel sense FET with fixed ratio to monitor load current and dynamically adjust MOSFET gate drive for accurate short-circuit (4.4 A typ) and overload (4.4 A) limiting. Its UVLO threshold (8.5 V typ) and 0.8 V hysteresis ensure stable turn-on under brown-out conditions.
Thermal protection uses a latch-type shutdown at 165 °C with fault indication via intermediate voltage (1.4 V typ) on the bi-directional En/Fault pin; reset is achieved by cycling VCC or pulling En/Fault below 0.58 V. The dv/dt pin supports external capacitor tuning of output voltage ramp time (0.5–2.6 ms range) without affecting core protection timing.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Continuous current | 3.6 A at 25 °C with 0.5 in² copper pad - defines max sustained load capability before thermal derating |
| N-channel RDS(on) | 53 mΩ typ at 25 °C - determines I²R loss (≈230 mW at 3.6 A) and output voltage drop under load |
| Output clamp voltage | 15 V typ at VCC = 18 V - limits downstream IC stress during input overvoltage transients |
| Undervoltage lockout | 8.5 V typ turn-on threshold with 0.8 V hysteresis - prevents erratic operation during 12 V rail sag |
| Thermal latch | 165 °C typ activation - provides irreversible shutdown until reset, preventing thermal runaway |
| Operating junction temp. | −40 °C to +125 °C - enables deployment in industrial-temperature HDD/SSD enclosures |
| Package | DFN10L (3 × 3 mm) with exposed VCC pad - delivers 17.4 °C/W junction-to-case thermal resistance |
Pinout & Package
STEF12EPUR is housed in a thermally enhanced DFN10L (3 × 3 mm) package with exposed VCC pad for optimal heat dissipation. Pin 11 is the exposed pad, electrically connected to VCC.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 GND | Ground reference | Primary return path for bias, sense, and fault circuits; must be low-impedance connection |
| 2 dv/dt | dv/dt control node | Connects to internal slew-rate circuit; external capacitor sets VOUT ramp time (0.5–2.6 ms) |
| 3 En/Fault | Tri-state enable & fault indicator | Float = enabled; pulled low = disable; intermediate voltage (1.4 V) = thermal fault signal |
| 4 I-Limit | Current limit programming | Resistor to Source sets short-circuit (3.3–5.5 A) and overload (4.4 A) thresholds per RLimit = 95/IShort |
| 5 NC | No connect | Not internally bonded; must remain unconnected |
| 6–10 VOUT/Source | Power MOSFET source & output terminal | Series connection point between input rail and protected load; carries full load current |
| 11 VCC | Positive supply input | Exposed pad; connects to 12 V rail and serves as primary thermal conduction path to PCB |
Key Features
| Feature | Design Value |
|---|---|
| Programmable current limit | Set externally via resistor on I-Limit pin - enables precise matching to load requirements (3.3–5.5 A short-circuit) |
| Controlled output voltage ramp | 0.9 ms typical rise time (VOUT 0→11.7 V) - eliminates inrush current spikes into capacitive loads |
| UL2367 Recognized | File E468771 - certifies compliance for end-equipment safety standards in storage and consumer applications |
| Bi-directional En/Fault interface | Single pin handles both enable control and thermal fault reporting - reduces system GPIO count and enables daisy-chained shutdown |
| Thermal latch with non-degrading operation | 165 °C shutdown with full recovery after reset - unlike mechanical fuses, retains performance after repeated fault events |
Applications
| Hard Disk Drive (HDD) Power Rail Protection | Solid-State Drive (SSD) 12 V Input Stage |
|---|---|
|
Use Scenario: Protecting spindle motor and servo controller circuitry from overcurrent during spin-up or mechanical stall. IC Role / Device Role / Timing Role: Series eFuse placed between 12 V supply and HDD power distribution network; responds within 350 µs delay to fault onset. Use Value: Prevents catastrophic failure of motor drivers and avoids board-level damage during sustained short-circuit events. |
Use Scenario: Securing 12 V input to SSD controller and NAND power domains against transient surges and hot-plug inrush. IC Role / Device Role / Timing Role: Primary overcurrent guard upstream of DC-DC converters; clamps output to 15 V during input overvoltage. Use Value: Enables reliable hot-swap capability and extends NAND flash lifetime by eliminating voltage overshoot beyond 15 V. |
| HDD/SSD Array Backplane Protection | Set-Top Box 12 V Distribution |
|
Use Scenario: Individual rail protection across multi-drive storage enclosures where independent fault isolation is required. IC Role / Device Role / Timing Role: One STEF12EPUR per drive slot; En/Fault pins daisy-chained to trigger simultaneous shutdown on thermal event. Use Value: Maintains system uptime for unaffected drives while isolating faulty units - no manual fuse replacement needed. |
Use Scenario: Safeguarding 12 V supply to tuner modules, video processors, and HDMI PHYs in broadcast equipment. IC Role / Device Role / Timing Role: In-line protection between main PSU and subsystem regulators; UVLO ensures clean startup above 7.7 V. Use Value: Eliminates brown-out resets and protects sensitive RF front-ends from undervoltage-induced phase noise degradation. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar electronic fuse applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TCKE805M12A | Higher 5 A continuous rating; fixed 12.6 V clamp; no dv/dt pin or programmable current limit | Better suited for high-current, fixed-threshold systems without need for ramp control or fine current tuning | Select when design prioritizes simplicity over programmability and requires higher steady-state current headroom |
| TPS25982L | 2.7–24 V input range; 0.6–12 A adjustable current limit; integrated telemetry (VIN, IOUT, temperature); QFN-24 package | Targeted at high-end servers and telecom where digital monitoring and wide VIN flexibility outweigh cost and footprint constraints | Choose when system-level PMBus telemetry, wider voltage support, or higher accuracy current sensing is mandatory |
Compared with TCKE805M12A, STEF12EPUR offers superior design flexibility via programmable current limit and dv/dt control, while TPS25982L adds telemetry at the cost of larger footprint and higher BOM complexity - STEF12EPUR balances precision protection, compact size, and cost efficiency for storage-class 12 V rails.
Availability
STEF12EPUR is available at Aetrix Electronics and suitable for hard disk drives, solid-state drives, and set-top boxes requiring stable component supply, UL-certified protection, and DFN10 thermal performance.
Supply support for STEF12EPUR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, specializing in power management, analog, and microcontroller solutions for industrial, automotive, and consumer markets.
STEF12EPUR belongs to ST's electronic fuse product line, engineered specifically for high-reliability 12 V power rail protection in storage subsystems - emphasizing fast fault response, thermal resilience, and seamless integration into space-constrained HDD/SSD designs.
FAQ
What is the recommended layout for the dv/dt pin to achieve a 2 ms output ramp time?
Per DS7315 Equation (2), a 2 ms ramp time requires Cdv/dt ≈ 78 nF. Place a 78 nF ±10% ceramic capacitor between Pin 2 (dv/dt) and GND, with minimal trace length and direct connection to ground plane. Avoid routing near noisy signals or switching nodes to prevent coupling into the slew-rate control loop.
How does the En/Fault pin behave during thermal shutdown, and what voltage level indicates this state?
During thermal shutdown, the En/Fault pin transitions to an intermediate voltage of 0.82–1.95 V (typ 1.4 V), distinct from its high (≥1.96 V) and low (≤0.58 V) states. This level is actively driven by internal circuitry and can directly interface with comparator inputs or GPIOs to trigger system-level thermal alerts without external components.
Can STEF12EPUR be used on a 5 V rail, and if not, what is the alternative?
No - STEF12EPUR is optimized for 12 V rails with UVLO (7.7–9.3 V) and clamp (13.8–16.2 V) thresholds centered around that range. For 5 V applications, ST offers the pin-compatible STEF05, which features 4.5–5.5 V UVLO and 6.2 V clamp, sharing identical DFN10 packaging and functional architecture.
What is the maximum allowable RLimit value to maintain 3.3 A short-circuit current limit?
Using the formula RLimit = 95 / IShort, a 3.3 A short-circuit limit requires RLimit ≈ 28.8 Ω. Per Table 5, RLimit = 22 Ω yields 3.3–5.5 A; therefore, 28.8 Ω is within valid operating range but approaches upper bound - verify actual current with thermal derating at 125 °C junction temperature.
STEF12EPUR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- 10-VFDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Electronic Fuse
- Sensing Method:
- -
- Accuracy:
- -
- Voltage - Input:
- 7.6V ~ 18V
- Current - Output:
- 3.6A
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 10-DFN (3x3)
STEF12EPUR FAQ
1.How can I place an order for STEF12EPUR through Aetrix?
Please submit a Request for Quotation (RFQ) for STEF12EPUR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STEF12EPUR reliable?
The price and inventory of STEF12EPUR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STEF12EPUR is usually 5 days.
3.What payment methods are accepted for STEF12EPUR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STEF12EPUR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STEF12EPUR?
STEF12EPUR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STEF12EPUR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STEF12EPUR?
For technical support, including STEF12EPUR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STEF12EPUR requirements.
6.How does Aetrix verify that STEF12EPUR is sourced from the original manufacturer or authorized distributors?
All STEF12EPUR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STEF12EPUR meets industry standards.
7.What is the process for return or replacement of STEF12EPUR?
All STEF12EPUR units undergo pre-shipment inspection (PSI). If there is an issue with STEF12EPUR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STEF12EPUR part is unused and in its original packaging.
Return procedure for STEF12EPUR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STEF12EPUR Tags
.jpg)
-
PSSI2021SAY,115
Nexperia USA Inc.

-
BCR401RE6327HTSA1
Infineon Technologies

-
INA199B2DCKR
Texas Instruments

-
INA199A1DCKR
Texas Instruments

-
INA199B1DCKR
Texas Instruments

-
NSI45015WT1G
onsemi

-
NSI45020T1G
onsemi

-
NSI45030AT1G
onsemi

-
NSI45025AT1G
onsemi

-
NSI45020AT1G
onsemi

-
NSI50010YT1G
onsemi

-
LM334Z/NOPB
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
