STMicroelectronics STEF12H60MAPUR
- Part No.:
- STEF12H60MAPUR
- Manufacturer:
- STMicroelectronics
- Category:
- Current Regulation/Management
- Package:
- 32-VFQFN Exposed Pad
- Datasheet:
-
STEF12H60MAPUR.pdf
- Description:
- IC ELECTRONIC FUSE 3% 32QFN
- Quantity:
- Payment:

- Shipping:

Inventory:864
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STEF12H60MAPUR from STMicroelectronics is a 60 A integrated electronic fuse (eFuse) with internal 0.85 mΩ N-channel MOSFET, programmable current limit (via CLREF pin), adjustable soft-start (10–100 ms), and dual-mode fault management (latch-off or auto-retry). It operates across 5–18 V input, monitors output current with ±3% accuracy (10–60 A), and delivers precise temperature sensing (10 mV/°C) for 12 V DC rail protection in server main eFuse and hot-swap applications.
For engineers reviewing the STEF12H60MAPUR datasheet, STEF12H60MAPUR pinout, STEF12H60MAPUR application, or STEF12H60MAPUR equivalent, this page provides verified technical context, QFN32-5×5 package mapping, confirmed pin functions (including GOK, D_OC, ON/PD, IMON, VTEMP), real-world parallel operation guidance, and validated alternatives for high-current 12 V rail protection designs.
Technical Context
The STEF12H60MAPUR implements a closed-loop current-limiting architecture using a replica-MOSFET current sense circuit (ACS = 10 µA/A) and programmable voltage reference (VCLREF = 0.2–1.4 V) to enforce user-defined trip thresholds. Its startup sequence applies foldback current limiting-VCL_FD = 130–170 mV at VOUT < 40% VIN and VCL_ST = 470–530 mV at 40–80% VIN-to prevent false trips into faulty loads.
Fault handling includes thermal shutdown at 130–150 °C (TJ), overcurrent detection with 1 µs D_OC response, and auto-retry recovery (1 s delay) unique to the "APUR" variant. Internal diagnostics verify gate-drain and drain-source integrity before enabling conduction, and parallel operation is enabled via synchronized GOK/ON/PD pin linking per Section 6.11 of DS13608.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Continuous Current | 60 A - maximum sustained load current without derating at TA = 25 °C with 22 °C/W forced-air cooling |
| RDS(on) | 0.85 mΩ (typ.) - enables ≤72 mV dropout at 60 A, minimizing power loss and thermal rise |
| Input Voltage Range | 5–18 V - supports wide 12 V rail tolerance including transient surges up to 18 V |
| Current Monitor Accuracy | ±3% (10–60 A) - enables reliable system-level load current telemetry via IMON pin |
| Soft-Start Time | 10–100 ms (programmable) - prevents inrush-induced overcurrent faults during cold start |
| Thermal Shutdown Threshold | 130–150 °C (TJ) - protects die integrity under sustained overload or poor PCB thermal design |
| Fault Response Time | 250 µs (current limit → shutdown), 500 ns (short-circuit → gate pull-down) - ensures sub-millisecond fault isolation |
| Package Thermal Resistance | RθJB = 5.4 °C/W - confirms effective heat transfer to PCB copper when using recommended 1 oz Cu pad |
Pinout & Package
STEF12H60MAPUR uses a thermally enhanced QFN32-5×5 mm package with exposed thermal pad connected internally to VIN. The 32-pin top-side layout features eight parallel VIN and eight parallel VOUT pins for low-inductance, high-current routing; dedicated analog monitoring pins (IMON, VTEMP, CS, CLREF); and open-drain status outputs (D_OC, GOK).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VIN (Pins 9–16, Exposed Pad) | Power input node | Direct connection to internal MOSFET drain; all pins must be shorted on PCB for current sharing and thermal spreading |
| VOUT (Pins 25–32) | Power output node | Source terminal of internal MOSFET; all pins must be shorted to minimize resistance and inductance in high-current path |
| ON/PD (Pin 4) | Enable & output discharge control | Logic input with internal pull-up; voltage thresholds define enable (≥1.3 V), disable (≤1.2 V), and pulldown activation (0.71–0.89 V) |
| GOK (Pin 5) | Gate-OK status flag | Open-drain output pulled low during uncommanded shutdown (thermal, overcurrent, startup failure); 5 V tolerant |
| D_OC (Pin 3) | Overcurrent indicator | Open-drain output pulled low when sensed current exceeds VCLREF × 0.85; 1 µs response time |
| IMON (Pin 22) | Current monitor output | Analog voltage proportional to IOUT (10 µA/A gain); requires RMON + CMON for filtered telemetry |
| VTEMP (Pin 18) | Temperature sensor output | 450 mV at 25 °C with 10 mV/°C slope; bypassed with 0.1 µF to GND for noise immunity |
| CLREF (Pin 24) | Current limit set-point input | Accepts 0.2–1.4 V external reference or resistor-to-GND to define trip threshold; clamped at 1.65 V max |
Key Features
| Feature | Design Value |
|---|---|
| Integrated 0.85 mΩ MOSFET | Eliminates external FET selection and layout complexity while ensuring <72 mV dropout at full 60 A load |
| Programmable soft-start (10–100 ms) | Prevents inrush-triggered shutdowns in systems with large bulk capacitance (e.g., server VRMs) |
| Auto-retry fault recovery (1 s delay) | Enables autonomous restart after transient overloads without requiring host controller intervention |
| Parallel operation support | Guarantees current sharing across multiple eFuses via synchronized GOK/ON/PD signaling and dedicated balancing logic |
| Comprehensive self-diagnostic | Detects gate-drain shorts, drain-source shorts, and low-VOUT faults before enabling conduction-preventing startup into damaged loads |
| Precision current & temperature monitoring | Delivers ±3% current telemetry and 10 mV/°C thermal feedback for real-time system health assessment and predictive maintenance |
Applications
| Server Main eFuse | Hot-Swap Board Protection |
|---|---|
|
Use Scenario: Primary overcurrent protection for 12 V backplane rails in rack-mounted servers, where continuous 60 A delivery and fast fault isolation are mandatory. IC Role / Device Role / Timing Role: Acts as intelligent series switch replacing mechanical fuses; enforces current limit within 250 µs and disconnects load within 500 ns of short-circuit detection. Use Value: Enables zero-downtime hot-swap capability by limiting fault energy to <100 mJ and supporting auto-retry after transient events-reducing manual intervention and service calls. |
Use Scenario: Power sequencing and surge protection for PCIe add-in cards or storage modules inserted into live backplanes. IC Role / Device Role / Timing Role: Controls monotonic ramp-up of VOUT during card insertion; uses foldback current limiting (VCL_FD/VCL_ST) to avoid tripping during bulk capacitor charging. Use Value: Prevents bus voltage droop and upstream supply instability by constraining inrush to ≤10 A for first 10 ms-ensuring clean enumeration and link training. |
| Industrial 12 V Rail Protection | Redundant Power Distribution |
|
Use Scenario: Overload and short-circuit protection for programmable logic controllers (PLCs) and I/O modules operating from centralized 12 V supplies. IC Role / Device Role / Timing Role: Serves as field-replaceable eFuse with diagnostic visibility; reports real-time current (IMON) and die temperature (VTEMP) to PLC CPU via analog inputs. Use Value: Extends mean time between failures (MTBF) by detecting incipient overloads (e.g., motor stall) before thermal runaway-enabling graceful shutdown instead of catastrophic failure. |
Use Scenario: Parallel configuration of three STEF12H60MAPUR devices supplying >150 A to high-power FPGA or ASIC boards with redundant power paths. IC Role / Device Role / Timing Role: Functions as synchronized current-sharing node; uses GOK/ON/PD interconnection and internal balancing logic to maintain ≤5% current mismatch during startup and steady state. Use Value: Achieves N+1 redundancy with automatic load redistribution-if one eFuse fails, remaining units increase share without exceeding 60 A rating-eliminating single points of failure. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-current eFuse applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TCK12AG05 | 50 A rating, 1.2 mΩ RDS(on), no auto-retry, smaller QFN24 package | Lacks parallel operation support and precision temperature monitoring; limited to single-rail 50 A use cases | Select when board space is constrained and 50 A suffices; avoid for >60 A or multi-eFuse systems |
| TPS25982L | 60 A rating, 0.75 mΩ RDS(on), 2.7–24 V range, no integrated diagnostics or foldback startup limiting | Requires external current sense amplifier and separate thermal monitoring; no built-in gate-drain/drain-source pre-check | Choose for wider input range and lower RDS(on), but expect added BOM cost and validation effort for full functionality parity |
Compared with TCK12AG05 and TPS25982L, STEF12H60MAPUR uniquely combines 60 A capacity, auto-retry recovery, integrated diagnostics, and seamless parallel operation-making it the only option qualified for mission-critical 12 V server and industrial hot-swap deployments requiring zero-failure startup and autonomous fault recovery.
Availability
STEF12H60MAPUR is available at Aetrix Electronics and suitable for server main eFuse, hot-swap board protection, and high-power industrial 12 V rail protection requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for STEF12H60MAPUR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, specializing in power management, analog, microcontrollers, and automotive ICs with vertical manufacturing and broad industrial qualification coverage.
The STEF12H60MAPUR belongs to ST's eFuse portfolio designed specifically for high-reliability 12 V DC power distribution in datacenter, telecom, and industrial automation-emphasizing fault autonomy, diagnostic transparency, and scalable current handling.
FAQ
What distinguishes STEF12H60MAPUR from the standard STEF12H60M?
The "APUR" suffix denotes the auto-retry version, which automatically restarts after a fault with a 1 s delay-unlike the latch-off-only STEF12H60M. This behavior is implemented in silicon and cannot be configured via pins or registers; APUR is a distinct orderable part with different fault recovery firmware and timing logic.
Can STEF12H60MAPUR operate reliably at 75 A continuous current?
No. While the absolute maximum rating is 75 A, the datasheet specifies 60 A as the guaranteed continuous current under recommended conditions (TA = 25 °C, 22 °C/W cooling). At 75 A, junction temperature exceeds 125 °C even with optimal PCB layout, triggering thermal shutdown-so 60 A is the design limit for sustained operation.
How is current limit set when using an external voltage on CLREF versus a resistor divider?
When CLREF is driven by an external voltage (0.2–1.4 V), that value directly sets VCLREF. When a resistor connects CLREF to GND, the internal 10 µA bias current flows through it, generating VCLREF = 10 µA × RCL. For example, 100 kΩ yields 1.0 V, corresponding to a 100 A limit (since VCS_TH = 100% × VCLREF and ACS = 10 µA/A).
Is the exposed thermal pad electrically isolated or tied to VIN?
The exposed pad is internally connected to VIN (drain of the internal MOSFET) and must be soldered to a PCB copper pour tied to the input power plane. It is not electrically isolated-using it as a floating thermal slug will cause short circuits. Proper thermal vias to inner ground/power planes are required for RθJB = 5.4 °C/W performance.
STEF12H60MAPUR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- 32-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Electronic Fuse
- Sensing Method:
- -
- Accuracy:
- ±3%
- Voltage - Input:
- 8V ~ 15V
- Current - Output:
- 60A
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 32-QFN (5x5)
STEF12H60MAPUR FAQ
1.How can I place an order for STEF12H60MAPUR through Aetrix?
Please submit a Request for Quotation (RFQ) for STEF12H60MAPUR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STEF12H60MAPUR reliable?
The price and inventory of STEF12H60MAPUR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STEF12H60MAPUR is usually 5 days.
3.What payment methods are accepted for STEF12H60MAPUR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STEF12H60MAPUR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STEF12H60MAPUR?
STEF12H60MAPUR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STEF12H60MAPUR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STEF12H60MAPUR?
For technical support, including STEF12H60MAPUR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STEF12H60MAPUR requirements.
6.How does Aetrix verify that STEF12H60MAPUR is sourced from the original manufacturer or authorized distributors?
All STEF12H60MAPUR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STEF12H60MAPUR meets industry standards.
7.What is the process for return or replacement of STEF12H60MAPUR?
All STEF12H60MAPUR units undergo pre-shipment inspection (PSI). If there is an issue with STEF12H60MAPUR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STEF12H60MAPUR part is unused and in its original packaging.
Return procedure for STEF12H60MAPUR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STEF12H60MAPUR Tags
.jpg)
-
PSSI2021SAY,115
Nexperia USA Inc.

-
BCR401RE6327HTSA1
Infineon Technologies

-
INA199B2DCKR
Texas Instruments

-
INA199A1DCKR
Texas Instruments

-
INA199B1DCKR
Texas Instruments

-
NSI45015WT1G
onsemi

-
NSI45020T1G
onsemi

-
NSI45030AT1G
onsemi

-
NSI45025AT1G
onsemi

-
NSI45020AT1G
onsemi

-
NSI50010YT1G
onsemi

-
LM334Z/NOPB
Texas Instruments
Tech Hub
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

