STMicroelectronics STEF12SGR
- Part No.:
- STEF12SGR
- Manufacturer:
- STMicroelectronics
- Category:
- Current Regulation/Management
- Package:
- SOT-23-8 Thin, TSOT-23-8
- Datasheet:
-
STEF12SGR.pdf
- Description:
- IC ELECTRONIC FUSE TSOT23-8
- Quantity:
- Payment:

- Shipping:

Inventory:5,614
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STEF12SGR from STMicroelectronics is a latch-mode integrated electronic fuse for 12 V DC power rails, featuring adjustable current limiting (5.5 A overload / 2.8 A short-circuit with 22 Ω RLim), 15 V typical overvoltage clamp, and integrated 40 mΩ N-channel Power FET. It provides hot-swap protection in HDD/SSD drives and hot-plug boards by precisely detecting overcurrent, overvoltage, and thermal faults.
For engineers reviewing the STEF12SGR datasheet, STEF12SGR pinout, STEF12SGR application, or STEF12SGR equivalent, key selection considerations include programmable slew rate control via dV/dt pin, En/Fault tri-state status signaling, reverse-current blocking support (DFN10 only), thermal shutdown at 165 °C, and UL2367/IEC 62368-1 safety certification.
Technical Context
The STEF12SGR implements a precision current-sense architecture using an internal N-channel sense FET with fixed ratio to monitor output current and enforce user-defined ILIM/ISHORT thresholds via external RLim resistor. Its gate driver enables soft-start ramp control (0.85 ms typical rise time) and supports external reverse-blocking MOSFET control on DFN10 packages.
It integrates UVLO (8.5 V turn-on, 0.8 V hysteresis), overvoltage clamping (15 V typ. at VCC = 17 V), thermal shutdown (165 °C), and fault signaling via En/Fault pin's tri-state voltage levels (low = disable, ~1.3 V = thermal fault, high = enabled). The device operates across -40 to 125 °C junction temperature with RthJA of 53 °C/W (DFN10) or 140 °C/W (TSOT23-8L).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCLAMP | 15 V typical - regulates output during input overvoltage to prevent downstream damage |
| RDS(on) | 40 mΩ typ. at 25 °C - minimizes conduction loss and self-heating under 3.5 A continuous load |
| ILIM / ISHORT | 5.5 A / 2.8 A with 22 Ω RLim - sets safe sustained and fault current limits for system-level protection |
| dV/dt ramp time | 0.85 ms (10–90% VOUT) - controls inrush current during hot-swap startup without external capacitor |
| TSHDN | 165 °C - triggers immediate latch-off to protect against thermal runaway in enclosed systems |
| VUVLO | 8.5 V turn-on with 0.8 V hysteresis - prevents erratic operation during brownout or weak supply conditions |
| Package options | TSOT23-8L and DFN10 (3×3 mm) - DFN10 adds VG pin for external reverse-current blocking FET control |
Pinout & Package
STEF12SGR is available in two thermally optimized packages: TSOT23-8L (RthJA = 140 °C/W) and DFN10 (3×3 mm, RthJA = 53 °C/W). The DFN10 variant includes the VG pin for gate control of an external reverse-blocking N-MOSFET; TSOT23-8L omits this function.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| ILim | Current limit programming input | Connects to RLim resistor (15.4–300 Ω) to set precise ILIM/ISHORT thresholds; open or short causes malfunction |
| En/Fault | Tri-state enable/fault status interface | High = enabled; low = disabled; ~1.3 V = thermal fault signal; supports daisy-chained shutdown |
| dV/dt | Soft-start slew rate control | Internal 0.85 ms ramp; add external capacitor to extend rise time (e.g., 100 pF → 3 ms) |
| GND | Power and signal reference ground | Must be low-impedance connection; critical for current-sense accuracy and thermal performance |
| VCC | Positive input supply (pins 7–8 in TSOT23-8L; exposed pad in DFN10) | Accepts 10–13.8 V nominal; absolute max 25 V; powers internal charge pump and gate driver |
| VOUT / Source | Output terminal and MOSFET source node | Directly connects to load; voltage drop determined by RDS(on) × ILOAD; must be routed with low-inductance trace |
| VG (DFN10 only) | External reverse-blocking FET gate driver | Sources 30 µA to charge external N-MOS gate; clamped to VOUT + 5 V during overvoltage; sinks current to rapidly turn off FET during input loss |
Key Features
| Feature | Design Value |
|---|---|
| Adjustable current limit | User-configurable overload (up to 8 A) and short-circuit (up to 5.1 A) thresholds via single RLim resistor |
| Programmable soft-start | Configurable output voltage ramp time (0.85–22 ms) eliminates inrush-induced voltage droop in capacitive loads |
| Overvoltage clamp | 15 V typical clamping protects downstream 12 V logic and storage components from transient surges |
| Thermal protection with latch | 165 °C shutdown with non-autoretry behavior ensures persistent fault isolation until manual reset |
| Reverse current blocking support | VG pin on DFN10 enables fast turn-off of external N-MOS to prevent backfeed during input brownout or removal |
Applications
| Hard Disk Drive (HDD) Power Rail | Solid-State Drive (SSD) Hot-Swap Module |
|---|---|
Use Scenario: Protecting 12 V spindle motor and actuator circuits during insertion/removal in enterprise storage enclosures. IC Role / Device Role / Timing Role: Series eFuse providing overcurrent detection, soft-start ramp, and thermal cutoff before mechanical damage occurs. Use Value: Prevents data corruption and head crash by ensuring controlled power-up/down sequences and isolating faults within 250 µs delay + ramp time. |
Use Scenario: Safely enabling/disabling 12 V power to NVMe SSD modules in modular server backplanes. IC Role / Device Role / Timing Role: Hot-plug controller enforcing inrush current limit and reverse-current blocking during live insertion. Use Value: Enables zero-downtime drive replacement by eliminating bus glitches and preventing backfeed into failed power domains. |
| RAID Controller Board Protection | Industrial Hot-Swap Backplane |
Use Scenario: Securing individual 12 V rails feeding multiple SATA/SAS drive controllers on RAID cards. IC Role / Device Role / Timing Role: Per-rail electronic fuse with independent En/Fault signaling for system-level fault mapping. Use Value: Allows firmware to identify and isolate faulty drives without powering down entire controller or adjacent lanes. |
Use Scenario: Managing 12 V distribution to field-replaceable compute modules in telecom or industrial chassis. IC Role / Device Role / Timing Role: Latch-mode rail protector with UL2367 recognition for safety-critical infrastructure. Use Value: Meets IEC 62368-1 requirements while delivering predictable fault response and thermal margin in convection-cooled enclosures. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar electronic fuse applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STEF12SPUR | Same package and pinout, but includes integrated VG pin and reverse-current blocking capability in all variants | Required where input power loss must trigger active reverse-FET turn-off (e.g., SSD write-cache preservation) | Select STEF12SPUR when reverse-current blocking is mandatory; STEF12SGR lacks VG pin and cannot drive external blocking FET |
| TCK12AG | 12 V eFuse from Toshiba with 45 mΩ RDS(on), 16 V clamp, and autoretry (not latch) fault mode | Autoretry behavior may cause repeated cycling in persistent overloads, unsuitable for latch-required safety zones | Choose TCK12AG only if automatic recovery is acceptable; STEF12SGR's latch ensures definitive isolation after fault |
Compared with STEF12SPUR, STEF12SGR lacks reverse-current blocking support and is limited to TSOT23-8L or DFN10 without VG functionality; versus TCK12AG, it offers deterministic latch behavior and tighter 15 V clamping-critical for legacy 12 V storage interfaces.
Availability
STEF12SGR is available at Aetrix Electronics and suitable for hard disk drives, SSD hot-swap modules, and industrial hot-swap backplanes requiring stable component supply, long-term lifecycle assurance, and certified safety compliance.
Supply support for STEF12SGR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing analog, MCU, power, and sensor solutions for industrial, automotive, and consumer markets.
The STEF series is ST's dedicated family of electronic fuses targeting data-storage and hot-swap infrastructure, engineered to replace mechanical fuses with programmable, fast-acting, and diagnostics-enabled protection for 5 V and 12 V power rails.
FAQ
What is the difference between STEF12SGR and STEF12SPUR?
STEF12SGR is a latch-mode eFuse without reverse-current blocking capability, while STEF12SPUR includes the VG pin on all packages to actively drive an external N-MOSFET for reverse-current protection. Both share identical current-limiting, clamping, and thermal specs, but only STEF12SPUR supports safe power-loss sequencing in SSD/HDD applications requiring write-cache retention.
Can STEF12SGR be used in DFN10 package with reverse-current blocking?
No. Although STEF12SGR is offered in DFN10, its silicon die does not include the VG gate driver circuit. The DFN10 variant of STEF12SGR has the same pinout as TSOT23-8L-pin 5 is no-connect-not functional VG. Reverse-current blocking requires STEF12SPUR, which integrates the VG driver in both package types.
How is the current limit set, and what happens if RLim is missing?
Current limit is set by connecting an RLim resistor between ILim pin and VOUT/Source; values from 15.4 Ω to 300 Ω configure ILIM from 8 A down to 1.5 A. If RLim is missing or shorted, the current-limit circuit fails catastrophically-the device cannot detect overloads and risks thermal destruction under fault conditions, per DS13002 warning note.
Does STEF12SGR support autoretry or only latch-mode fault response?
STEF12SGR is strictly a latch-mode device: upon thermal or overcurrent fault, it shuts down permanently until VCC is cycled or En/Fault is pulled below 1.8 V and released. It does not implement autoretry. For autoretry behavior, ST offers STEF12SA (same base design, different fault-handling logic); STEF12SGR's "G" suffix denotes latch-only operation.
STEF12SGR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- SOT-23-8 Thin, TSOT-23-8
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Electronic Fuse
- Sensing Method:
- -
- Accuracy:
- -
- Voltage - Input:
- 18V
- Current - Output:
- 3.6A
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- TSOT-23-8L
STEF12SGR FAQ
1.How can I place an order for STEF12SGR through Aetrix?
Please submit a Request for Quotation (RFQ) for STEF12SGR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STEF12SGR reliable?
The price and inventory of STEF12SGR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STEF12SGR is usually 5 days.
3.What payment methods are accepted for STEF12SGR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STEF12SGR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STEF12SGR?
STEF12SGR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STEF12SGR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STEF12SGR?
For technical support, including STEF12SGR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STEF12SGR requirements.
6.How does Aetrix verify that STEF12SGR is sourced from the original manufacturer or authorized distributors?
All STEF12SGR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STEF12SGR meets industry standards.
7.What is the process for return or replacement of STEF12SGR?
All STEF12SGR units undergo pre-shipment inspection (PSI). If there is an issue with STEF12SGR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STEF12SGR part is unused and in its original packaging.
Return procedure for STEF12SGR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STEF12SGR Tags
.jpg)
-
PSSI2021SAY,115
Nexperia USA Inc.

-
BCR401RE6327HTSA1
Infineon Technologies

-
INA199B2DCKR
Texas Instruments

-
INA199A1DCKR
Texas Instruments

-
INA199B1DCKR
Texas Instruments

-
NSI45015WT1G
onsemi

-
NSI45020T1G
onsemi

-
NSI45030AT1G
onsemi

-
NSI45025AT1G
onsemi

-
NSI45020AT1G
onsemi

-
NSI50010YT1G
onsemi

-
LM334Z/NOPB
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

