STMicroelectronics STGAP1BS
- Part No.:
- STGAP1BS
- Manufacturer:
- STMicroelectronics
- Category:
- Isolators - Gate Drivers
- Package:
- 24-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
STGAP1BS.pdf
- Description:
- SNGL ISOLATED GATE DRIVER 24SO
- Quantity:
- Payment:

- Shipping:

Inventory:1,250
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STGAP1BS from STMicroelectronics is a galvanically isolated single-channel IGBT/MOSFET gate driver with AEC-Q100 qualification, 1500 V isolation rating, 5 A sink/source peak output current at 25 °C, ±50 V/ns dV/dt immunity, and 100 ns total propagation delay. It serves as a high-reliability primary-side gate driver in traction inverters for EV/HEV powertrains, supporting rail-to-rail output and negative gate drive capability.
For engineers reviewing the STGAP1BS datasheet, STGAP1BS pinout, STGAP1BS application, or STGAP1BS equivalent, key selection criteria include its programmable SPI-configurable protection thresholds (DESAT, SENSE, 2LTO), dual UVLO/OVLO on both VH/VL and VDD rails, active Miller clamp, and diagnostic status reporting via open-drain outputs and SPI register reads.
Technical Context
The STGAP1BS implements true galvanic isolation between low-voltage logic and high-voltage gate-drive sections using integrated capacitive isolation. Its architecture separates input control, SPI interface, and protection logic (desaturation detection, VCE clamping, 2-level turn-off) from the isolated output stage powered by VH/VL rails up to ±40 V differential.
Protection functions are fully configurable via SPI: DESAT threshold (2.6–10.5 V), SENSE overcurrent trip (88–420 mV), 2LTO voltage/time settings, deadtime (250–1415 ns), and deglitch filter (50–580 ns). All fault events trigger latched diagnostic flags (DIAG1/DIAG2) and force a deterministic safe state: GOFF active, GON high-Z, CLAMP enabled.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Isolation Voltage | 1500 VPEAK working voltage (IEC 60747-5-2); 2500 VRMS/3536 VPEAK withstand (UL 1577) |
| Output Drive Strength | 5 A sink/source peak at 25 °C - enables direct driving of high-Qg IGBTs in 1200 V inverters without external buffers |
| Propagation Delay | 100 ns max (tDon/tDoff) - ensures precise PWM timing alignment in >100 kHz switching applications |
| dV/dt Immunity | ±50 V/ns across full temperature range (−40 to +125 °C) - prevents false triggering in noisy high-power motor drive environments |
| Protection Programmability | SPI-configurable DESAT (8 thresholds), SENSE (8 thresholds), 2LTO (16 voltage × 16 time combinations), deadtime (3 settings) |
| Safe State Behavior | GOFF active, GON high-Z, CLAMP enabled at power-up/power-down - guarantees fail-safe gate control during supply transients |
| Diagnostic Interface | Two open-drain outputs (DIAG1/DIAG2) + SPI-accessible status registers (STATUS1/STATUS2) - enables real-time fault classification and recovery |
Pinout & Package
STGAP1BS is housed in a SO-24W wide-body package with 2.54 mm pitch, optimized for creepage/clearance compliance (8 mm) in high-voltage industrial and automotive systems.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN+, IN-/DIAG2 | Logic input / open-drain diagnostic output | Dual-function pins support gate command input and bidirectional fault reporting without extra IO lines |
| GON, GOFF | Gate source/sink outputs | Separate analog outputs enable independent optimization of turn-on/turn-off slew rates and negative gate biasing |
| CLAMP | Miller clamp output | Active clamp prevents spurious turn-on during high dV/dt commutation; triggered automatically when VGS < VCLAMPth |
| DESAT, SENSE, VCECLAMP | Analog protection inputs | Enable desaturation detection (VCE monitoring), overcurrent sensing (shunt-based), and active VCE clamping - all with user-defined thresholds |
| VH, VL, GNDISO | High-side power and ground | Supports asymmetric rail operation (e.g., VH = +15 V, VL = −5 V) for enhanced noise immunity and negative gate drive |
| SD, CS, CK, SDI, SDO | SPI control and shutdown | Asynchronous stop (SD), SPI interface (CS/CK/SDI/SDO) allow runtime reconfiguration and coordinated multi-driver shutdown |
Key Features
| Feature | Design Value |
|---|---|
| Galvanic Isolation | Capacitive isolation barrier rated for 1500 VPEAK working voltage and 4000 VPEAK surge - meets reinforced insulation requirements for EV traction inverters |
| Programmable Protection | All critical protection thresholds (DESAT, SENSE, 2LTO, deadtime) set via SPI - eliminates external resistor networks and enables field firmware updates |
| Active Miller Clamp | Integrated clamp circuit activates automatically when gate voltage drops below 2.0 V - prevents shoot-through in half-bridge configurations |
| Two-Level Turn-Off (2LTO) | Configurable fast/slow turn-off sequence triggered by overvoltage - reduces EMI while maintaining safe operating area during fault conditions |
| Self-Diagnostic Routines | Built-in path checks for GON/GOFF, SENSE resistor, DESAT comparator, and thermal sensors - verifies hardware integrity before enabling gate drive |
Applications
| EV Traction Inverter | Solar String Inverter |
|---|---|
|
Use Scenario: Driving 1200 V SiC MOSFETs in dual-motor inverter modules for battery electric vehicles. IC Role / Device Role / Timing Role: Primary-side isolated gate driver providing 5 A peak current, 100 ns propagation delay, and AEC-Q100-compliant protection for ISO 26262 ASIL-C systems. Use Value: Enables <150 ns total system deadtime with programmable 2LTO and desaturation response under 220 ns - critical for preventing shoot-through in high-frequency SiC switching. |
Use Scenario: Controlling IGBTs in three-phase DC/AC conversion stages of residential solar inverters. IC Role / Device Role / Timing Role: Galvanically isolated gate driver with VCE clamping and SENSE-based overcurrent detection for grid-tied inverters operating at 100 kHz PWM. Use Value: Active VCE clamping limits voltage overshoot to ≤2 V above rail during IGBT turn-off - reduces snubber losses and improves efficiency in 600 V designs. |
| Industrial Motor Drive | EV DC Fast Charging Station |
|
Use Scenario: Gate-driving 600 V IGBTs in variable-frequency drives for HVAC compressors and pumps. IC Role / Device Role / Timing Role: High-noise-immunity gate driver with ±50 V/ns dV/dt rejection and separate sink/source outputs for optimized gate loop layout. Use Value: Separate GON/GOFF outputs eliminate need for external gate resistors on turn-on/turn-off paths - simplifies PCB routing and improves EMI performance. |
Use Scenario: Controlling Si IGBTs in bi-directional AC/DC and DC/DC converters of 150 kW+ charging stations. IC Role / Device Role / Timing Role: Fault-tolerant gate driver with dual UVLO/OVLO on VH/VL and VDD rails, plus SPI-accessible diagnostics for predictive maintenance. Use Value: Latched DIAG1/DIAG2 outputs and SPI-readable STATUS registers enable remote fault logging and automated derating - reducing service downtime. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar isolated gate driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si827x (Silicon Labs) | Higher 4 A sink/source rating; no integrated VCE clamping or SENSE input; fixed 120 ns propagation delay | Lacks programmable DESAT/SENSE thresholds and 2LTO - requires external components for overcurrent protection and soft turn-off | Preferred where cost-sensitive, non-AEC-Q100 industrial drives require basic isolation without advanced diagnostics |
| UCC5390 (Texas Instruments) | 4 A sink/source; integrated Miller clamp and DESAT; no SPI interface; fixed 80 ns propagation delay | No programmable protection or diagnostic registers - fault responses are hardwired and not field-adjustable | Selected when deterministic, ultra-low-latency response (<100 ns) is prioritized over configurability in high-volume UPS systems |
Compared with Si827x and UCC5390, STGAP1BS uniquely combines AEC-Q100 qualification, SPI-based full protection configurability, and dual-rail UVLO/OVLO - making it the only option qualified for ASIL-C EV traction inverters requiring field-upgradable safety parameters.
Availability
STGAP1BS is available at Aetrix Electronics and suitable for EV/HEV traction inverters, solar string inverters, and industrial motor drives requiring stable component supply, long-term lifecycle assurance, and automotive-grade reliability.
Supply support for STGAP1BS includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power ICs, sensors, and automotive-grade analog devices.
The STGAP1BS belongs to ST's STGAP family of isolated gate drivers, engineered specifically for high-reliability, high-voltage power conversion in electric mobility and renewable energy systems.
FAQ
What is the maximum switching frequency supported by STGAP1BS?
The STGAP1BS supports up to 150 kHz maximum switching frequency under recommended operating conditions. This limit is constrained by thermal dissipation (Rth(JA) = 65 °C/W) and internal power consumption during high-duty-cycle operation. At 100 kHz with 5 A peak drive into 10 nF load, junction temperature remains within 125 °C at 70 °C ambient with standard PCB layout.
How does the active Miller clamp function in STGAP1BS?
The STGAP1BS Miller clamp activates automatically when the CLAMP pin voltage falls below 2.0 V relative to GNDISO, pulling the gate to VL to prevent spurious turn-on during high dV/dt transitions. It operates independently of input signals and remains active during fault conditions, ensuring robust shoot-through prevention in half-bridge topologies without external components.
Can STGAP1BS drive both IGBTs and SiC MOSFETs?
Yes - STGAP1BS is validated for N-channel IGBTs and SiC MOSFETs. Its 5 A sink/source capability, 100 ns propagation delay, and programmable 2LTO enable optimal switching control for both device types. For SiC, the 2LTO function mitigates voltage overshoot during fast turn-off, while DESAT threshold tuning accommodates lower VCE(sat) and faster fault detection.
What happens during power-up and power-down sequences?
At power-up, STGAP1BS enters a deterministic safe state: GOFF active, GON high-Z, CLAMP enabled - regardless of VH/VL or VDD ramp rates. During power-down, this state persists until supplies fall below UVLO thresholds. The REGERRR and UVLOD flags latch these events, requiring SPI command or SD pin reset to clear before normal operation resumes.
STGAP1BS Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- 24-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Technology:
- -
- Number of Channels:
- -
- Voltage - Isolation:
- -
- Common Mode Transient Immunity (Min):
- -
- Propagation Delay tpLH / tpHL (Max):
- -
- Pulse Width Distortion (Max):
- -
- Rise / Fall Time (Typ):
- -
- Current - Output High, Low:
- -
- Current - Peak Output:
- -
- Voltage - Forward (Vf) (Typ):
- -
- Current - DC Forward (If) (Max):
- -
- Voltage - Output Supply:
- -
- Grade:
- -
- Qualification:
- -
- Operating Temperature:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 24-SO
- Approval Agency:
- -
STGAP1BS FAQ
1.How can I place an order for STGAP1BS through Aetrix?
Please submit a Request for Quotation (RFQ) for STGAP1BS on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STGAP1BS reliable?
The price and inventory of STGAP1BS are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STGAP1BS is usually 5 days.
3.What payment methods are accepted for STGAP1BS?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STGAP1BS transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STGAP1BS?
STGAP1BS orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STGAP1BS order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STGAP1BS?
For technical support, including STGAP1BS datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STGAP1BS requirements.
6.How does Aetrix verify that STGAP1BS is sourced from the original manufacturer or authorized distributors?
All STGAP1BS products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STGAP1BS meets industry standards.
7.What is the process for return or replacement of STGAP1BS?
All STGAP1BS units undergo pre-shipment inspection (PSI). If there is an issue with STGAP1BS, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STGAP1BS part is unused and in its original packaging.
Return procedure for STGAP1BS:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STGAP1BS Tags
-
TLP152(TPL,E
Toshiba Semiconductor and Storage

-
HT0740LG-G
Microchip Technology

-
FOD8314TR2
onsemi

-
1EDI60N12AFXUMA1
Infineon Technologies

-
1EDB7275FXUMA1
Infineon Technologies

-
UCC5350MCDR
Texas Instruments

-
2EDB7259KXUMA1
Infineon Technologies

-
UCC5304DWVR
Texas Instruments

-
SI8261BBC-C-ISR
Skyworks Solutions Inc.

-
HT0440LG-G
Microchip Technology

-
HCPL-0302-500E
Broadcom Limited

-
STGAP2HSCMTR
STMicroelectronics
Tech Hub
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

