My Inquiry
My Account
STMicroelectronics STGAP2SCM
- Part No.:
- STGAP2SCM
- Manufacturer:
- STMicroelectronics
- Category:
- Isolators - Gate Drivers
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
STGAP2SCM.pdf
- Description:
- DGTL ISO 1.7KV 1CH GATE DVR 8SO
- Quantity:
- Payment:
- Shipping:
Inventory:2,990
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STGAP2SCM from STMicroelectronics is a galvanically isolated 4 A single-channel gate driver IC with integrated Miller clamp, designed for high-voltage half-bridge IGBT and MOSFET control in industrial inverters. It features 1700 V isolation rating, 100 V/ns CMTI, 75 ns max propagation delay, 26 V gate drive voltage capability, and UL 1577 recognition - enabling robust operation in 600/1200 V motor drives and UPS systems.
For engineers reviewing the STGAP2SCM datasheet, STGAP2SCM pinout, STGAP2SCM application, or STGAP2SCM equivalent, key selection criteria include Miller clamp threshold (1.3–2.6 V), separate sink/source drive configuration, thermal shutdown (170 °C), standby quiescent current (400–550 µA at VH), and SO-8 narrow-body package compatibility with high-density PCB layouts.
Technical Context
The STGAP2SCM implements dual-input logic control (IN+, IN−) with deglitch filtering (20–40 ns) and hardware interlock to prevent cross-conduction. Its isolated floating section integrates level-shifting, UVLO (VHon = 9.1 V typ, VHoff = 8.4 V typ), and temperature shutdown (TSD = 170 °C, Thys = 20 °C).
It supports two gate-driving topologies: unipolar (VH only) and bipolar (VH + VL), with active Miller clamp (CLAMP pin) that activates below 1.3–2.6 V to suppress dv/dt-induced turn-on in high-side switches during fast commutation - critical for reliable half-bridge operation in welding and induction heating.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Isolation Voltage | 4800 VPEAK surge rating (VIOSM), 2828 VRMS withstand (60 s), UL 1577 certified - ensures safety in 1700 V rail applications |
| Output Drive Strength | 4 A sink/source @25°C (3–5 A over −40 to +125°C) - directly drives medium-power IGBTs without external buffers |
| CMTI | 100 V/ns minimum - maintains signal integrity in noisy high-dv/dt environments like motor inverters |
| Propagation Delay | 75 ns max (tDon/tDoff) - enables precise PWM timing up to 1 MHz switching frequency |
| Miller Clamp Threshold | 1.3–2.6 V (VCLAMPth) - reliably clamps gate voltage before Miller-induced false turn-on occurs |
| UVLO Hysteresis | 0.75 V typical - prevents oscillation near supply dropout in battery charger or PFC stages |
| Standby Current | 400–550 µA @ VH, 40–65 µA @ VDD - reduces idle power in always-on industrial control systems |
Pinout & Package
Narrow-body SO-8 package (ECOPACK®, 4 mm creepage/clearance, Rth(JA) = 123 °C/W) with reinforced galvanic isolation between primary (control) and secondary (power) sides.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1: VDD | Logic supply input | 5 V tolerant TTL/CMOS interface supply; powers internal control logic and UVLO monitoring |
| 2: IN+ | Active-high logic input | Enables GOUT when asserted; used with IN− for HW interlock and polarity selection |
| 3: IN− | Active-low logic input | Disables GOUT when asserted; dual-input structure prevents shoot-through during controller faults |
| 4: GND | Logic ground reference | Reference for VDD, IN+, IN−; must be separated from GNDISO to maintain isolation integrity |
| 5: VH | High-side gate supply | 9.6–26 V isolated supply for gate driving; UVLO monitors this rail to force safe state on undervoltage |
| 6: GOUT | Combined gate output | Rail-to-rail 4 A sink/source output - drives gate of high-side switch in half-bridge topology |
| 7: CLAMP | Miller clamp control terminal | Activates low-impedance path to GNDISO when gate voltage drops below 1.3–2.6 V - suppresses Miller turn-on |
| 8: GNDISO | Isolated power ground | Return path for VH and GOUT/CLAMP; electrically isolated from GND by ≥4 mm creepage |
Key Features
| Feature | Design Value |
|---|---|
| Integrated Miller Clamp | CLAMP pin with 1.3–2.6 V activation threshold eliminates need for external diode/resistor clamp networks in half-bridge designs |
| Dual Input Logic with Interlock | IN+/IN− truth table enforces mutually exclusive outputs - prevents simultaneous high-side/low-side conduction during MCU failure |
| Thermal Shutdown with Hysteresis | Shuts down at 170 °C junction temp and re-enables only after cooling to ≤150 °C - avoids thermal cycling in enclosed enclosures |
| Low-Power Standby Mode | Enters safe state (GOUT low, CLAMP active) with <65 µA VDD current - ideal for energy-sensitive UPS and battery chargers |
| High CMTI & Isolation Robustness | 100 V/ns transient immunity and 4800 VPEAK surge rating ensure stable operation in factory automation EMI environments |
Applications
| Industrial Motor Inverters | Uninterruptible Power Supplies (UPS) |
|---|---|
|
Use Scenario: Driving high-side IGBTs in three-phase 1200 V inverters for HVAC compressors and conveyor drives. IC Role / Device Role / Timing Role: Isolated gate driver with Miller clamp prevents false turn-on during fast dV/dt transitions across DC bus. Use Value: Enables >98% efficiency at 20 kHz switching while eliminating external clamp components and reducing BOM count by 3 parts per channel. |
Use Scenario: Controlling bidirectional buck-boost stages in online double-conversion UPS systems with 400 V DC link. IC Role / Device Role / Timing Role: Provides precise 75 ns propagation-matched drive for synchronous rectification and inverter legs. Use Value: Supports 1 MHz PWM control loop bandwidth and maintains safe-state failover during AC input loss or controller reset. |
| Induction Heating Systems | Welding Power Stages |
|
Use Scenario: Gate driving resonant LLC half-bridges operating at 100–500 kHz with 1500 V peak bus voltage. IC Role / Device Role / Timing Role: Delivers 4 A peak current with <30 ns rise/fall times to minimize switching losses in SiC MOSFETs. Use Value: Reduces gate drive losses by 35% vs. non-isolated drivers and sustains operation under 100 V/ns common-mode noise from transformer coupling. |
Use Scenario: Controlling parallel IGBT stacks in 600 V arc-welding inverters with rapid load transients and high EMI. IC Role / Device Role / Timing Role: Uses thermal shutdown and UVLO to enforce safe state during electrode short-circuits or coolant failure. Use Value: Prevents catastrophic IGBT failure during 10 ms overcurrent events and enables automatic recovery after fault clearance. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar isolated gate driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Si8273ACD-IS | 3.75 kVrms isolation, 4 A drive, but no dedicated CLAMP pin - requires external Miller clamp circuit | Lacks integrated clamp; suitable for simpler topologies where layout allows discrete clamp implementation | Choose when cost sensitivity outweighs board space constraints and design cycle time for clamp optimization |
| UCC5390SCD | 5.7 kVrms isolation, 10 A drive, but 120 ns propagation delay and no standby mode | Higher drive strength but slower timing - better for lower-frequency, high-current welder primaries | Prefer when >5 A peak gate current is required and 1 MHz PWM accuracy is not critical |
Compared with Si8273ACD-IS and UCC5390SCD, STGAP2SCM uniquely combines Miller clamp integration, 75 ns timing precision, and ultra-low standby current - making it optimal for space-constrained, high-efficiency industrial inverters requiring fail-safe half-bridge control.
Availability
STGAP2SCM is available at Aetrix Electronics and suitable for industrial motor drives, uninterruptible power supplies, and induction heating systems requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for STGAP2SCM includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, specializing in power management, analog, and microcontroller solutions for industrial, automotive, and consumer markets.
STGAP2SCM belongs to the STGAP2S family of reinforced-isolation gate drivers, engineered specifically for high-reliability, high-voltage motor control and power conversion applications demanding functional safety and compact footprint.
FAQ
What is the purpose of the CLAMP pin on STGAP2SCM?
The CLAMP pin provides an active Miller clamp function that activates when the gate voltage falls below 1.3–2.6 V, creating a low-impedance path to GNDISO. This prevents unintended turn-on of high-side IGBTs/MOSFETs caused by Miller capacitance coupling during fast dV/dt transitions in half-bridge configurations - a critical feature for reliable operation in welding and induction heating inverters.
How does the STGAP2SCM enter and exit standby mode?
STGAP2SCM enters standby when both IN+ and IN− are held high for ≥200 µs (tSTBY), reducing VH and VDD quiescent current to 400–550 µA and 40–65 µA respectively. To exit, inputs must transition to any non-high combination for ≥200 ns (tstbyfilt), then return to high for 10–35 µs (tWUP); output resumes normal operation after 90–200 µs (tawake) with safe-state hold during transition.
Can STGAP2SCM drive SiC MOSFETs?
Yes - STGAP2SCM's 4 A sink/source capability, <30 ns rise/fall times, 100 V/ns CMTI, and 26 V gate drive voltage support fast-switching SiC MOSFETs in 600–1200 V topologies. Its Miller clamp function is especially beneficial for SiC devices due to their low Qgd/Ciss ratio and high dv/dt susceptibility, provided gate resistor values are optimized for target switching speed and ringing suppression.
What is the safe state behavior during UVLO or thermal shutdown?
During UVLO (VH < 8.4 V) or thermal shutdown (TJ ≥ 170 °C), STGAP2SCM forces GOUT low and activates CLAMP - placing the driven switch in a verified off-state. This behavior is maintained regardless of IN+/IN− states, ensuring fail-safe operation in motor drives and UPS systems where uncontrolled conduction could cause equipment damage or safety hazards.
STGAP2SCM Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Technology:
- Magnetic Coupling
- Number of Channels:
- 1
- Voltage - Isolation:
- 1700VDC
- Common Mode Transient Immunity (Min):
- 100V/ns
- Propagation Delay tpLH / tpHL (Max):
- 100ns, 100ns
- Pulse Width Distortion (Max):
- 20ns
- Rise / Fall Time (Typ):
- 30ns, 30ns
- Current - Output High, Low:
- 4A, 4A
- Current - Peak Output:
- -
- Voltage - Forward (Vf) (Typ):
- -
- Current - DC Forward (If) (Max):
- -
- Voltage - Output Supply:
- 3V ~ 5.5V
- Grade:
- -
- Qualification:
- -
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SO
- Approval Agency:
- -
STGAP2SCM FAQ
1.How can I place an order for STGAP2SCM through Aetrix?
Please submit a Request for Quotation (RFQ) for STGAP2SCM on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STGAP2SCM reliable?
The price and inventory of STGAP2SCM are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STGAP2SCM is usually 5 days.
3.What payment methods are accepted for STGAP2SCM?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STGAP2SCM transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STGAP2SCM?
STGAP2SCM orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STGAP2SCM order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STGAP2SCM?
For technical support, including STGAP2SCM datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STGAP2SCM requirements.
6.How does Aetrix verify that STGAP2SCM is sourced from the original manufacturer or authorized distributors?
All STGAP2SCM products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STGAP2SCM meets industry standards.
7.What is the process for return or replacement of STGAP2SCM?
All STGAP2SCM units undergo pre-shipment inspection (PSI). If there is an issue with STGAP2SCM, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STGAP2SCM part is unused and in its original packaging.
Return procedure for STGAP2SCM:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STGAP2SCM Tags
.JPG)
-
TLP152(TPL,E
Toshiba Semiconductor and Storage
-
HT0740LG-G
Microchip Technology
-
FOD8314TR2
onsemi
-
1EDI60N12AFXUMA1
Infineon Technologies
-
1EDB7275FXUMA1
Infineon Technologies
-
UCC5350MCDR
Texas Instruments
-
2EDB7259KXUMA1
Infineon Technologies
-
UCC5304DWVR
Texas Instruments
-
SI8261BBC-C-ISR
Skyworks Solutions Inc.
-
HT0440LG-G
Microchip Technology
-
HCPL-0302-500E
Broadcom Limited
-
STGAP2HSCMTR
STMicroelectronics
Tech Hub
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
