Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Linear > Video Processing

STMicroelectronics STHDLS101QTR

Name: STHDLS101QTR
Brand: STMicroelectronics
SKU: STHDLS101QTR
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: STHDLS101QTR

Manufacturer:: STMicroelectronics

Category:: Video Processing

Package:: 48-QFN

Datasheet:: STHDLS101QTR.pdf

Description:: IC VIDEO LEVEL SHIFTER 48QFN

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,358

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

STHDLS101QTR from STMicroelectronics is an HDMI 1.3-compliant AC-coupled differential level shifter that converts low-swing (0.175–1.2 V_PP) PCIe-based TMDS inputs from GMCH to 3.3 V DC-coupled HDMI outputs, supporting up to 2.7 Gbps per lane, <10 ps intra-pair skew, and integrated 50 Ω input termination - deployed in notebook graphics interconnects and PC motherboard HDMI output paths.

For engineers reviewing the STHDLS101QTR datasheet, STHDLS101QTR pinout, STHDLS101QTR application, or STHDLS101QTR equivalent, key selection criteria include TMDS lane bandwidth (2.7 Gbps), OE_N-controlled power gating, HPD/DDC bidirectional level shifting (3.3 V ↔ 5 V), fail-safe output protection, and QFN-48 thermal performance (θ_JA = 48 °C/W).

Technical Context

The device operates as a passive, non-re-timing level translator: it accepts AC-coupled differential TMDS inputs (IN_D1± to IN_D4±) at 0.175–1.2 V_PP, applies 50 Ω on-die termination, and drives open-drain current-steering outputs compliant with HDMI 1.3 DC-coupled voltage swing (400–600 mV) and rise/fall time ≤125 ps at 2.7 Gbps.

It integrates three independent level-shifting subsystems: TMDS path (4 lanes), DDC path (SDA/SCL pass-gates with 27–40 Ω R_ON and 8–15 ns propagation delay), and HPD path (160 kΩ internal pull-down on HPD_SINK, 200 ns propagation delay to HPD_SOURCE), all powered from a single 3.3 V ±10% supply with no configuration required.

Key Specifications

Parameter	Value and Actual Design Meaning
Max Data Rate	2.7 Gbps per lane - supports HDMI 1.3 1080p60 with 12-bit color depth
Input Voltage Range	0.175–1.2 V_PP AC-coupled differential - matches PCIe-based GMCH TMDS output swing
Output Swing	400–600 mV single-ended - meets HDMI 1.3 open-drain current-steering compliance
Intra-pair Skew	<10 ps - preserves eye integrity for high-speed serial links
Inter-pair Skew	<250 ps - ensures pixel clock alignment across all 4 TMDS lanes
ESD Protection	±6 kV HBM on all I/O pins - enables robust handling in cable adapter and dongle environments
Supply Voltage	3.3 V ±10% - eliminates need for dual-rail supplies in embedded graphics designs

Pinout & Package

STHDLS101QTR is housed in a 7 × 7 mm QFN-48 package with exposed thermal pad (pin 25 is OE_N; pins 38–48 are IN_D1± to IN_D4±; pins 13–24 are OUT_D1± to OUT_D4±; pins 7, 28–29, 30 are HPD/SDA/SCL signal paths).

Pin/Terminal	Circuit Role	Design Meaning
OE_N (Pin 25)	Enable control input	Active-low; internal pull-down enables level shifting by default; disables IN_D termination and OUT_D drivers when high
IN_D1+ / IN_D1− (Pins 39 / 38)	Differential TMDS input pair	Accepts low-swing AC-coupled signals from GMCH PCIe lanes; internally terminated to 50 Ω
OUT_D1+ / OUT_D1− (Pins 22 / 23)	Differential TMDS output pair	HDMI 1.3-compliant open-drain outputs; 400–600 mV swing into 50 Ω load
HPD_SINK (Pin 30)	Hot-plug detect input	5 V-tolerant input with 160 kΩ internal pull-down; detects HDMI connector plug/unplug state
HPD_SOURCE (Pin 7)	Hot-plug detect output	3.3 V-level-shifted replica of HPD_SINK; 200 ns propagation delay, 1–20 ns rise/fall time
SDA_SINK / SCL_SINK (Pins 29 / 28)	DDC data/clock input	5 V-tolerant I/O; connected via NMOS pass-gate to 3.3 V SDA_SOURCE/SCL_SOURCE with 27–40 Ω R_ON

Key Features

Feature	Design Value
Integrated 50 Ω input termination	Eliminates external resistors on IN_D lines, reducing BOM count and layout area in space-constrained dongles
Fail-safe output architecture	Prevents backdrive damage to source ICs during hot-plug events or power sequencing mismatches
OE_N-controlled low-power mode	Reduces ICC to near-zero when display is unplugged or TMDS path disabled - critical for notebook battery life
DDC pass-gate level shifting	Enables interoperability between 3.3 V GMCH DDC logic and 5 V HDMI connector pull-ups without external translators
Output slew rate control	Minimizes EMI emissions in compact PCB layouts where TMDS traces run near RF or audio sections

Applications

PC Motherboard HDMI Output

Notebook Graphics Interface

Use Scenario: Routing HDMI video from integrated GPU (GMCH) to rear-panel connector on desktop motherboards using shared PCIe lanes.

IC Role / Device Role / Timing Role: AC-to-DC TMDS level shifter enabling HDMI 1.3 compliance while reusing existing low-swing PCIe physical layer.

Use Value: Avoids redesign of GPU output driver stage; maintains <10 ps intra-pair skew to preserve 2.7 Gbps eye margin.

Use Scenario: Enabling HDMI output on ultra-thin notebooks where GMCH outputs AC-coupled TMDS directly to mini-HDMI port.

IC Role / Device Role / Timing Role: Signal integrity-preserving level translator with integrated HPD/DDC shifters for full plug-and-play support.

Use Value: Reduces component count by integrating 4-lane TMDS, HPD, and DDC translation in one QFN-48 package.

Dongle/Cable Adapter

DP-to-HDMI Conversion Bridge

Use Scenario: Active HDMI adapter converting DisplayPort source signals to HDMI sink via SDVO or eDP-to-TMDS translation.

IC Role / Device Role / Timing Role: Final-stage level shifter ensuring HDMI 1.3 electrical compliance at the connector, including fail-safe backdrive protection.

Use Value: Enables certified HDMI compliance without custom ASIC; ±6 kV HBM withstands repeated cable insertion cycles.

Use Scenario: DP-to-HDMI conversion in docking stations where DP AUX channel controls STHDLS101's OE_N and DDC_EN for dynamic power management.

IC Role / Device Role / Timing Role: TMDS interface conditioner providing precise inter-pair skew control (<250 ps) for multi-lane timing alignment.

Use Value: Guarantees pixel-perfect timing across all four lanes - essential for 4K@30Hz and 1080p@120Hz modes.

Equivalent & Alternatives

The following parts are listed as comparable options for similar HDMI level shifting applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
TI TPD12S016	Single-supply 3.3 V; supports only 3 TMDS lanes + DDC/HPD; no OE_N control; higher 1.5 V_PP input tolerance	Limited to 3-lane configurations; lacks programmable enable for power gating	Preferred for cost-sensitive 3-lane HDMI ports where OE_N functionality is unnecessary
Pericom PI3HDX1204A	4-lane; supports up to 3.4 Gbps; requires 1.8 V + 3.3 V dual supply; no integrated HPD pull-down	Higher bandwidth but adds supply complexity; HPD requires external resistor network	Selected when >2.7 Gbps (e.g., HDMI 1.4) is required and dual-supply design is acceptable

Compared with TPD12S016 and PI3HDX1204A, STHDLS101QTR uniquely combines 4-lane 2.7 Gbps operation, single 3.3 V supply, integrated 160 kΩ HPD pull-down, and OE_N-driven power gating - making it optimal for space- and power-constrained PC/notebook HDMI output stages.

Availability

STHDLS101QTR is available at Aetrix Electronics and suitable for notebook graphics interfaces, PC motherboard HDMI outputs, and active dongle/cable adapters requiring stable component supply across extended product lifecycles.

Supply support for STHDLS101QTR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

STMicroelectronics is a global semiconductor leader headquartered in Geneva, specializing in analog, power, and automotive ICs with strong IP in interface and connectivity solutions.

The STHDLS101 belongs to ST's HDMI interface product line, designed specifically to simplify integration of HDMI outputs in resource-constrained PC and mobile platforms using legacy PCIe-based graphics controllers.

FAQ

Does STHDLS101QTR require external configuration or firmware?

No. The STHDLS101QTR is a fully static level shifter with no internal state machines, clocks, or registers. It operates immediately upon application of 3.3 V supply and valid input signals. OE_N is the only control signal, and its internal pull-down ensures default enabled operation without external biasing.

Can STHDLS101QTR be used with HDMI 2.0 sources?

No. The device is specified for HDMI 1.3 compliance with a maximum data rate of 2.7 Gbps per lane. HDMI 2.0 requires up to 6 Gbps per lane and additional features (e.g., scrambling, CEC support) not implemented in this device. Using it beyond 2.7 Gbps violates timing specifications and risks signal integrity failure.

What is the purpose of the REXT pin (Pin 6)?

REXT connects to an external resistor that sets internal bias currents for optimal common-mode rejection and output drive strength. ST specifies a 10 kΩ resistor to ground for standard operation; deviation affects TMDS output swing and jitter performance. Direct connection to VCC or GND is prohibited - only resistor-based termination is allowed.

How does the device handle hot-plug detection during power-up sequencing?

HPD_SINK (Pin 30) has a guaranteed 160 kΩ internal pull-down, ensuring a defined LOW state before system power stabilizes. HPD_SOURCE (Pin 7) replicates this state with 200 ns delay, allowing host controller to detect "unplugged" condition safely prior to TMDS activation - preventing false plug-detect interrupts during boot.

STHDLS101QTR Specifications

Product attributes: Attribute value

Manufacturer:: STMicroelectronics

Series:: -

Package/Case:: 48-QFN

Packaging:: Tape & Reel (TR)

Product Status:: Obsolete

Function:: Level Shifter

Applications:: Consumer Video

Standards:: HDMI 1.3

Control Interface:: Serial

Voltage - Supply:: 3.3V

Mounting Type:: Surface Mount

Grade:: -

Qualification:: -

Supplier Device Package:: 48-QFN-EP (7x7)

STHDLS101QTR FAQ

1.How can I place an order for STHDLS101QTR through Aetrix?

Please submit a Request for Quotation (RFQ) for STHDLS101QTR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for STHDLS101QTR reliable?

The price and inventory of STHDLS101QTR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STHDLS101QTR is usually 5 days.

3.What payment methods are accepted for STHDLS101QTR?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STHDLS101QTR transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for STHDLS101QTR?

STHDLS101QTR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your STHDLS101QTR order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for STHDLS101QTR?

For technical support, including STHDLS101QTR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STHDLS101QTR requirements.

6.How does Aetrix verify that STHDLS101QTR is sourced from the original manufacturer or authorized distributors?

All STHDLS101QTR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STHDLS101QTR meets industry standards.

7.What is the process for return or replacement of STHDLS101QTR?

All STHDLS101QTR units undergo pre-shipment inspection (PSI). If there is an issue with STHDLS101QTR, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The STHDLS101QTR part is unused and in its original packaging.

Return procedure for STHDLS101QTR:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…