STMicroelectronics STM1403ASMQ6F
- Part No.:
- STM1403ASMQ6F
- Manufacturer:
- STMicroelectronics
- Category:
- Supervisors
- Package:
- 16-VFQFN Exposed Pad
- Datasheet:
-
STM1403ASMQ6F.pdf
- Description:
- IC SUPERVISOR 1 CHANNEL 16QFN
- Quantity:
- Payment:

- Shipping:

Inventory:3,238
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM1403ASMQ6F from STMicroelectronics is a FIPS-140 Level 3+ security supervisor IC designed for tamper-resistant cryptographic modules in POS terminals and secure payment devices. It provides four high-impedance physical tamper inputs (TP1–TP4), over/under voltage detection (2.0 V / 4.2 V thresholds), automatic battery switchover with Vccsw status indication, and open-drain SAL/RST/PFO/BLD outputs. Its 3 × 3 mm QFN16 package supports compact, secure PCB layouts.
For engineers reviewing the STM1403ASMQ6F datasheet, STM1403ASMQ6F pinout, STM1403ASMQ6F application, or STM1403ASMQ6F equivalent, key selection criteria include tamper input configuration (NH/NL), VOUT behavior during alarm (ON for STM1403A), VREF availability (1.237 V, STM1403A only), battery switchover threshold (~2.4 V), and low quiescent current (2.8 µA typ).
Technical Context
The STM1403A implements dual-voltage monitoring: VINT (VCC or VBAT) is compared against upper (VHV = 4.2 V typ) and lower (VLV = 2.0 V typ) trip points to trigger SAL. Four independent tamper pins-TP1/TP3 (normally high), TP2/TP4 (normally low)-detect enclosure intrusion via state reversal, with internal pull-up/pull-down logic ensuring robust edge detection.
Its battery switchover circuit activates when VCC falls below VSW (~2.4 V), switching VOUT from VCC to VBAT; Vccsw reflects this state (low = VCC active, high = VBAT active). The RST output asserts when VCC drops below VRST or MR is pulled low, with 200 ms typical reset timeout (trec) after recovery.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| FIPS-140 Level | Level 3+ certified: meets physical tamper detection, voltage monitoring, and secure alarm requirements per NIST SP 800-140. |
| Tamper Inputs | 4 dedicated pins (TP1–TP4): TP1/TP3 NH, TP2/TP4 NL; detect enclosure breach via state inversion with no external biasing required. |
| Voltage Monitoring | Over/under detection at 4.2 V (VHV) and 2.0 V (VLV) on VINT; operates on VCC or VBAT to ensure alarm during backup power. |
| Battery Switchover | VSW ≈ 2.4 V; VOUT switches from VCC to VBAT; Vccsw pin indicates source (low = VCC, high = VBAT) and serves as "BATT ON" indicator. |
| Reference Voltage | VREF = 1.237 V (typ), available only on STM1403A (pin 9); valid when VCC = 2.4–3.6 V; used for precision comparator referencing. |
| Quiescent Current | 2.8 µA (typ) in battery-backup mode; enables multi-year operation on coin-cell batteries in secure storage applications. |
| Reset Timing | RST assertion delay < 10 µs; trec = 200 ms (typ) after VCC > VRST or MR release; ensures reliable microprocessor initialization. |
Pinout & Package
STM1403ASMQ6F uses a secure, low-profile 16-pin QFN package (3 mm × 3 mm, 0.5 mm pitch) with exposed thermal pad. Pin numbering follows standard QFN layout (pin 1 at top-left corner, counterclockwise).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 2, 3, 4 | TP1–TP4 | Physical tamper inputs: TP1/TP3 normally high (NH), TP2/TP4 normally low (NL); detect enclosure breach via state reversal. |
| 5 | VOUT | Supply voltage output: sourced from VCC or VBAT; remains ON during SAL assertion (STM1403A behavior). |
| 6 | VREF | 1.237 V reference output (STM1403A only); used for precision analog comparisons; disabled below VCC = 2.4 V. |
| 7 | Vccsw | VCC switch status: low = VOUT sourced from VCC; high = VOUT sourced from VBAT; acts as BATT ON indicator. |
| 8 | MR | Manual reset input: active-low; internal 40 kΩ pull-up; asserts RST when pulled to ground. |
| 9 | SAL | Security alarm output (open drain): active-low on tamper, over/under voltage, or battery low; drives external interrupt/NMI. |
| 10 | BLD | Battery low detect (open drain): active-low during power-up if VBAT < VDET (configurable 2.3/2.5/3.2 V). |
| 11 | PFI | Power-fail input: monitored against VPFI threshold; triggers PFO when below threshold or VCC < VSW. |
| 12 | PFO | Power-fail output (open drain): active-low when PFI < VPFI or VCC < VSW; signals imminent power loss. |
| 13 | RST | Active-low reset output (open drain): asserted on VCC < VRST or MR low; holds processor in reset for trec = 200 ms. |
| 14 | VSS | Ground reference: common return for all analog/digital functions; must be low-impedance connection. |
| 15 | VCC | Main supply input: powers device during normal operation; range 2.4–3.6 V; triggers switchover at ~2.4 V. |
| 16 | VBAT | Backup battery input: supplies VOUT during main power loss; supports lithium coin cells (e.g., CR2032). |
Key Features
| Feature | Design Value |
|---|---|
| FIPS-140 Level 3+ Compliance | Meets stringent physical tamper detection, voltage monitoring, and secure alarm response requirements for cryptographic modules. |
| Four Independent Tamper Inputs | TP1/TP3 (NH) and TP2/TP4 (NL) enable flexible enclosure monitoring without external biasing components. |
| VOUT Behavior During Alarm | VOUT remains ON during SAL assertion (STM1403A), preserving power to critical SRAM or crypto engines during intrusion. |
| Integrated Battery Switchover | Automatic VCC-to-VBAT transition at ~2.4 V with Vccsw status pin eliminates need for external MOSFET control logic. |
| Low-Power Operation | 2.8 µA typical supply current in battery-backup mode extends operational life of sealed secure devices. |
| Configurable Voltage Thresholds | VDET options (2.3/2.5/3.2 V) for BLD and programmable VRST allow adaptation to diverse battery chemistries and system margins. |
Applications
| POS Terminal Security Module | EMVCo-Compliant Payment Device |
|---|---|
|
Use Scenario: Secure boot and runtime tamper monitoring in PCI PTS-approved point-of-sale terminals. IC Role / Device Role / Timing Role: Primary security supervisor: monitors enclosure integrity, power rails, and battery health; asserts SAL to halt crypto operations on breach. Use Value: Enables FIPS-140 Level 3+ certification by providing four independent tamper inputs, over/under voltage detection, and guaranteed VOUT continuity during alarm. |
Use Scenario: Cryptographic key protection in contactless payment readers certified to EMVCo Level 2. IC Role / Device Role / Timing Role: Tamper-responsive power manager: switches VOUT to VBAT on main power loss and asserts SAL within microseconds of enclosure intrusion. Use Value: Ensures uninterrupted SRAM power during battery switchover and immediate NMI generation on tamper, meeting EMVCo timing and fault-response mandates. |
| Secure Hardware Wallet | ZKA-Certified Banking Device |
|
Use Scenario: Physical security enforcement in air-gapped cryptocurrency hardware wallets. IC Role / Device Role / Timing Role: Intrusion detection engine: TP1–TP4 wired to conductive mesh; BLD verifies CR2032 health during power-up; VREF references secure ADC. Use Value: Provides deterministic tamper response (<10 µs) and battery validation before key derivation, satisfying ZKA and Common Criteria EAL4+ requirements. |
Use Scenario: Tamper-evident firmware execution in German banking terminals compliant with ZKA specifications. IC Role / Device Role / Timing Role: Certified security co-processor: monitors VCC/VBAT simultaneously, asserts SAL on voltage deviation >±0.2 V, and maintains VOUT during alarm to preserve volatile keys. Use Value: Delivers ZKA-mandated dual-rail monitoring, 200 ms reset hold time, and ON-mode VOUT behavior essential for secure boot sequence integrity. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar security supervisor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX6956EAP+ | 4-channel tamper monitor with I²C interface; no integrated battery switchover or VREF; higher quiescent current (15 µA). | Lacks VOUT continuity during alarm and autonomous switchover; requires external MOSFET and MCU coordination. | Select when I²C configurability outweighs autonomous operation and ultra-low power needs. |
| TPS386000RGPT | Dual-supply supervisor (VCC/VBAT) with watchdog timer; no physical tamper inputs; no FIPS-140 certification support. | Provides voltage monitoring and reset but cannot meet FIPS-140 physical intrusion detection requirements. | Select only for non-certified systems requiring basic power-fail detection without tamper response. |
Compared with MAX6956EAP+ and TPS386000RGPT, STM1403ASMQ6F uniquely integrates FIPS-140 Level 3+ tamper detection, autonomous battery switchover with Vccsw feedback, and VOUT continuity during alarm-enabling single-chip compliance for certified cryptographic modules where external coordination or higher power is unacceptable.
Availability
STM1403ASMQ6F is available at Aetrix Electronics and suitable for POS terminal security modules, EMVCo-compliant payment devices, and secure hardware wallets requiring stable component supply and long-term lifecycle support.
Supply support for STM1403ASMQ6F includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader specializing in secure microcontrollers, power management, and analog/mixed-signal ICs for industrial, automotive, and smart-card applications.
The STM1403 family targets FIPS-140 and EMVCo-certified systems, delivering integrated tamper detection, voltage supervision, and battery switchover in a single QFN package for secure payment and cryptographic hardware.
FAQ
What is the function of the VREF pin on STM1403ASMQ6F?
VREF provides a precise 1.237 V (typ) reference voltage on pin 9, available exclusively on the STM1403A variant. It is valid when VCC is between 2.4 V and 3.6 V and is internally pulled to ground via a 100 kΩ resistor when VCC drops below 2.4 V. This reference supports accurate analog comparisons in tamper-detection circuits or external ADCs.
How does VOUT behave during a security alarm on STM1403ASMQ6F?
As an STM1403A variant, STM1403ASMQ6F maintains VOUT in the ON state (supplied from VCC or VBAT) even when SAL is asserted due to tamper or voltage fault. This ensures continuous power to critical secure memory (e.g., SRAM holding encryption keys) during intrusion events, a mandatory behavior for FIPS-140 Level 3+ compliance.
What are the voltage thresholds for over/under voltage detection?
The STM1403ASMQ6F monitors VINT (VCC or VBAT) against fixed thresholds: overvoltage trips at 4.2 V (VHV, typ) and undervoltage at 2.0 V (VLV, typ). These thresholds are internally generated and operate independently of supply rail, enabling reliable alarm generation whether powered from VCC or VBAT.
Can TP1–TP4 be used without external resistors?
Yes-TP1 and TP3 (normally high) can be tied directly to VOUT (or VTPU on other variants), and TP2 and TP4 (normally low) can be tied directly to VSS when unused. No external pull resistors are required, as the internal logic handles biasing. External resistors (e.g., 10 MΩ) are only needed for switch-based tamper detection circuits shown in Figures 5–8.
STM1403ASMQ6F Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- 16-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Type:
- Simple Reset/Power-On Reset
- Number of Voltages Monitored:
- 1
- Voltage - Threshold:
- 2.93V
- Output:
- Open Drain or Open Collector
- Reset:
- Active Low
- Reset Timeout:
- 140ms Minimum
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-QFN (3x3)
STM1403ASMQ6F FAQ
1.How can I place an order for STM1403ASMQ6F through Aetrix?
Please submit a Request for Quotation (RFQ) for STM1403ASMQ6F on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM1403ASMQ6F reliable?
The price and inventory of STM1403ASMQ6F are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM1403ASMQ6F is usually 5 days.
3.What payment methods are accepted for STM1403ASMQ6F?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM1403ASMQ6F transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM1403ASMQ6F?
STM1403ASMQ6F orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM1403ASMQ6F order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM1403ASMQ6F?
For technical support, including STM1403ASMQ6F datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM1403ASMQ6F requirements.
6.How does Aetrix verify that STM1403ASMQ6F is sourced from the original manufacturer or authorized distributors?
All STM1403ASMQ6F products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM1403ASMQ6F meets industry standards.
7.What is the process for return or replacement of STM1403ASMQ6F?
All STM1403ASMQ6F units undergo pre-shipment inspection (PSI). If there is an issue with STM1403ASMQ6F, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM1403ASMQ6F part is unused and in its original packaging.
Return procedure for STM1403ASMQ6F:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM1403ASMQ6F Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

