STMicroelectronics STM1403ATOQ6F
- Part No.:
- STM1403ATOQ6F
- Manufacturer:
- STMicroelectronics
- Category:
- Supervisors
- Package:
- 16-VFQFN Exposed Pad
- Datasheet:
-
STM1403ATOQ6F.pdf
- Description:
- IC SUPERVISOR 1 CHANNEL 16QFN
- Quantity:
- Payment:

- Shipping:

Inventory:250
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM1403ATOQ6F from STMicroelectronics is a FIPS-140 Level 3+ security supervisor IC designed for tamper-evident cryptographic modules in POS terminals and secure payment devices. It provides four high-impedance physical tamper inputs (TP1–TP4), over/under voltage detection (2.0 V / 4.2 V thresholds), automatic battery switchover at ~2.4 V, open-drain SAL/RST/PFO/BLD outputs, and low quiescent current (2.8 µA typ). Its VOUT pin remains ON during security alarm assertion - a key behavior of the STM1403A variant.
For engineers reviewing the STM1403ATOQ6F datasheet, STM1403ATOQ6F pinout, STM1403ATOQ6F application, or STM1403ATOQ6F equivalent, this page delivers verified circuit role, tamper response timing, battery switchover behavior, VREF availability (1.237 V), and QFN16 package integration details required for secure embedded system design and FIPS compliance validation.
Technical Context
The STM1403ATOQ6F implements dual-voltage monitoring with independent VCC/VBAT comparators, enabling robust power-fail detection (PFI threshold ~2.4 V) and battery low detection (VBAT < 2.3–3.2 V, customer-selectable). Its tamper detection logic monitors four dedicated pins (TP1–TP4) with configurable NH/NL biasing and triggers SAL on any state inversion - supporting both switch-open and switch-closed intrusion sensing topologies.
During battery switchover, VOUT transitions from VCC to VBAT with controlled on-resistance (<1.5 Ω typical), while Vccsw asserts high to indicate backup mode. The RST output features 200 ms reset timeout (trec) after VCC recovery, and all open-drain outputs (SAL, RST, PFO, BLD) support wired-OR interfacing with external microcontrollers or NMI lines.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| FIPS Level | FIPS-140 Level 3+ certified - meets physical tamper, voltage monitoring, and alarm persistence requirements for cryptographic module validation. |
| Tamper Inputs | 4 independent high-impedance pins (TP1–TP4) - supports NH/NL configurations for switch-based enclosure intrusion detection. |
| Voltage Thresholds | Undervoltage: 2.0 V (typ); Overvoltage: 4.2 V (typ); Switchover: ~2.4 V - ensures reliable power integrity monitoring across VCC/VBAT domains. |
| Supply Current | 2.8 µA (typ) at 3 V - enables multi-year battery backup without compromising security supervision duty cycle. |
| VREF Output | 1.237 V (typ), available only on STM1403A - provides precision reference for external ADC or comparator circuits. |
| Reset Timeout | trec = 200 ms (typ) - guarantees sufficient processor reset hold time after VCC recovery or MR release. |
| Package | QFN16, 3 mm × 3 mm, 0.5 mm pitch - compact, low-profile footprint suitable for space-constrained secure hardware modules. |
Pinout & Package
STM1403ATOQ6F uses a secure low-profile 16-pin QFN package (3 mm × 3 mm, 0.5 mm pitch), optimized for tamper-resistant PCB layout with exposed thermal pad grounded to VSS.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 2, 3, 4 | TP1–TP4 | Independent physical tamper inputs - TP1/TP3 normally high; TP2/TP4 normally low; each triggers SAL on state inversion. |
| 5 | RST | Active-low open-drain reset output - asserts when VCC < VRST or MR is low; holds for 200 ms after recovery. |
| 6 | PFO | Open-drain power-fail output - goes low when PFI < VPFI or VCC < VSW (~2.4 V). |
| 7 | PFI | Power-fail input - monitored against VPFI threshold; tied to VSS if unused. |
| 8 | VSS | Ground reference - connects to PCB ground plane and thermal pad for noise immunity and heat dissipation. |
| 9 | VREF | 1.237 V reference output - valid only on STM1403A; floats when unused; pulled to ground below 2.4 V. |
| 10 | VCCSW | VCC switch indicator - low when VOUT sourced from VCC; high when sourced from VBAT (BATT ON signal). |
| 11 | VOUT | Supply voltage output - switches between VCC and VBAT; remains ON during SAL assertion (STM1403A behavior). |
| 12 | SAL | Security alarm output (open drain) - active-low on tamper, voltage fault, or VINT out-of-range condition. |
| 13 | MR | Manual reset input - active-low with internal 40 kΩ pull-up; debounced via trec timing. |
| 14 | BLD | Battery low detect (open drain) - active-low during power-up if VBAT < VDET (2.3/2.5/3.2 V selectable). |
| 15 | VBAT | Backup battery supply - powers device during main supply loss; monitored for voltage and switchover. |
| 16 | VCC | Main supply input - powers device and enables VREF; monitored for over/under voltage and switchover. |
Key Features
| Feature | Design Value |
|---|---|
| FIPS-140 Level 3+ Tamper Detection | Four isolated tamper inputs with configurable NH/NL biasing - enables flexible mechanical intrusion sensing without external components. |
| Automatic Battery Switchover | VOUT transitions from VCC to VBAT at ~2.4 V with <1.5 Ω on-resistance - maintains uninterrupted power to SRAM/crypto memory during main supply loss. |
| Voltage Monitoring Redundancy | Independent VCC and VBAT comparators monitor over/under conditions (2.0 V / 4.2 V) - prevents false alarms from single-point failures. |
| Secure Power-Fail Signaling | PFI/PFO pair provides early warning of supply collapse before VCC drops below reset threshold - allows firmware-controlled graceful shutdown. |
| Low-Power Security Supervision | 2.8 µA typical supply current - extends coin-cell or lithium battery life to >5 years in always-on tamper monitoring mode. |
Applications
| POS Terminal Security Module | EMVCo-Compliant Payment Device |
|---|---|
|
Use Scenario: Tamper-proof housing for credit card transaction processing with encrypted key storage. IC Role / Device Role / Timing Role: Security supervisor monitoring enclosure switches, supply rails, and battery health; asserting SAL to erase keys on intrusion. Use Value: Meets FIPS-140-2 Level 3 physical security requirements by detecting enclosure breach within <10 µs and triggering immediate crypto erasure. |
Use Scenario: Secure element in contactless payment terminal requiring persistent SRAM power during mains failure. IC Role / Device Role / Timing Role: Battery switchover controller maintaining VOUT to external crypto SRAM while signaling BATT ON via Vccsw. Use Value: Ensures zero-interruption power to volatile security memory during brownout, preserving session keys and transaction state. |
| Banking ATM Cryptographic Module | ZKA-Certified PIN Entry Device |
|
Use Scenario: Hardware security module inside ATM chassis with mesh-based tamper detection and dual-supply monitoring. IC Role / Device Role / Timing Role: Central alarm generator aggregating TP1–TP4 signals and voltage faults; driving NMI line to host processor on SAL. Use Value: Provides deterministic, hardware-enforced alarm propagation with no software dependency - satisfying ZKA and VISA PED audit requirements. |
Use Scenario: PIN pad with battery-backed real-time clock and secure key storage requiring tamper-responsive reset. IC Role / Device Role / Timing Role: Reset supervisor asserting RST on VCC undervoltage and MR-initiated reset; holding for 200 ms to guarantee full processor initialization. Use Value: Eliminates boot-time race conditions by enforcing minimum reset pulse width, ensuring reliable secure boot sequence execution. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar security supervisor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX6956ETJ+ | 8-bit I/O expander with integrated tamper-detect inputs and watchdog; lacks FIPS-140 certification and battery switchover. | Used in non-certified industrial HSMs where programmable I/O outweighs regulatory compliance. | Select only if FIPS validation is not required and GPIO expansion is prioritized over autonomous switchover. |
| DS1233M-5+ | Simple 5 V reset supervisor with power-fail detection; no tamper inputs, no battery switchover, no security alarm output. | Deployed in legacy embedded systems needing basic reset control without physical security features. | Not suitable for cryptographic modules - omit if tamper detection or FIPS alignment is mandatory. |
Compared with MAX6956ETJ+ and DS1233M-5+, STM1403ATOQ6F uniquely integrates FIPS-140 Level 3+ tamper response, autonomous VCC/VBAT switchover, and SAL-driven crypto erasure signaling - making it irreplaceable in certified payment and banking hardware where regulatory compliance is non-negotiable.
Availability
STM1403ATOQ6F is available at Aetrix Electronics and suitable for POS terminal security modules, EMVCo-compliant payment devices, and banking ATM cryptographic modules requiring stable component supply and long-term lifecycle support.
Supply support for STM1403ATOQ6F includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader specializing in secure microcontrollers, power management, and analog/mixed-signal ICs for industrial, automotive, and smart-card applications.
The STM1403 family was developed specifically for FIPS-140-2 Level 3+ cryptographic module manufacturers, delivering certified tamper detection, battery-backed power management, and secure alarm signaling in a compact QFN package.
FAQ
What is the function of the VREF pin on STM1403ATOQ6F?
The VREF pin outputs a precise 1.237 V (typ) reference voltage, available exclusively on the STM1403A variant. It operates only when VCC is between 2.4 V and 3.6 V; below 2.4 V, it is internally pulled to ground via a 100 kΩ resistor. This pin supports external ADC calibration or comparator biasing in secure subsystems requiring stable analog references.
How does STM1403ATOQ6F behave during a physical tamper event?
Upon detection of any tamper condition - including state inversion on TP1–TP4, VCC < 2.0 V, or VCC > 4.2 V - the SAL output immediately asserts low (open drain). For the STM1403A variant, VOUT remains powered (ON), while Vccsw reflects the current source (low = VCC, high = VBAT). This behavior ensures continuous power to crypto memory while signaling intrusion to the host processor.
Can STM1403ATOQ6F support different battery low voltage thresholds?
Yes - the BLD output activates during power-up when VBAT falls below a customer-selectable VDET threshold: 2.3 V (for 3 V Li cells with diode drop), 2.5 V (same cell, alternate configuration), or 3.2 V (for 3.68 V "AA" lithium batteries). This selection is implemented externally via resistor network on the BLD pin per datasheet Figure 11, enabling precise battery health validation across chemistries.
What is the significance of the QFN16 package for security applications?
The 3 mm × 3 mm QFN16 package features an exposed thermal pad tied to VSS, enabling low-inductance grounding critical for noise-immune tamper signal routing. Its compact size and leadless construction resist mechanical probing and simplify conformal coating - directly supporting FIPS-140 Level 3 physical security requirements for conductive trace detection and environmental monitoring.
STM1403ATOQ6F Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- 16-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Type:
- Simple Reset/Power-On Reset
- Number of Voltages Monitored:
- 1
- Voltage - Threshold:
- 3.08V
- Output:
- Open Drain or Open Collector
- Reset:
- Active Low
- Reset Timeout:
- 140ms Minimum
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-QFN (3x3)
STM1403ATOQ6F FAQ
1.How can I place an order for STM1403ATOQ6F through Aetrix?
Please submit a Request for Quotation (RFQ) for STM1403ATOQ6F on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM1403ATOQ6F reliable?
The price and inventory of STM1403ATOQ6F are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM1403ATOQ6F is usually 5 days.
3.What payment methods are accepted for STM1403ATOQ6F?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM1403ATOQ6F transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM1403ATOQ6F?
STM1403ATOQ6F orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM1403ATOQ6F order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM1403ATOQ6F?
For technical support, including STM1403ATOQ6F datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM1403ATOQ6F requirements.
6.How does Aetrix verify that STM1403ATOQ6F is sourced from the original manufacturer or authorized distributors?
All STM1403ATOQ6F products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM1403ATOQ6F meets industry standards.
7.What is the process for return or replacement of STM1403ATOQ6F?
All STM1403ATOQ6F units undergo pre-shipment inspection (PSI). If there is an issue with STM1403ATOQ6F, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM1403ATOQ6F part is unused and in its original packaging.
Return procedure for STM1403ATOQ6F:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM1403ATOQ6F Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

