STMicroelectronics STM1404ASMJQ6F
- Part No.:
- STM1404ASMJQ6F
- Manufacturer:
- STMicroelectronics
- Category:
- Supervisors
- Package:
- 16-VFQFN Exposed Pad
- Datasheet:
-
STM1404ASMJQ6F.pdf
- Description:
- IC SUPERVISOR 1 CHANNEL 16QFN
- Quantity:
- Payment:

- Shipping:

Inventory:250
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM1404ASMJQ6F from STMicroelectronics is a FIPS-140 Level 4 security supervisor IC with four high-impedance physical tamper inputs, over/under voltage detection (2.0 V / 4.2 V thresholds), and customer-selectable over/under temperature monitoring (–25°C to +95°C). It provides automatic battery switchover, open-drain SAL/RST/PFO/BLD outputs, and Vccsw status indication for secure POS terminal power management.
For engineers reviewing the STM1404ASMJQ6F datasheet, STM1404ASMJQ6F pinout, STM1404ASMJQ6F application, or STM1404ASMJQ6F equivalent, this device serves as a tamper-responsive supply supervisor in cryptographic module designs requiring certified physical intrusion detection, battery-backed reset signaling, and voltage/temperature fault reporting under FIPS-140-2 compliance.
Technical Context
The STM1404ASMJQ6F implements independent analog comparators for VCC/VBAT voltage monitoring (2.0 V undervoltage, 4.2 V overvoltage), programmable thermal trip points (TH/TL factory-set), and four dedicated tamper sense pins (TP1–TP4) with NH/NL configurations. Its internal switchover logic routes VOUT between VCC and VBAT based on VSW (~2.4 V) threshold crossing, while maintaining SAL assertion during alarm conditions regardless of supply source.
All critical outputs-SAL, RST, PFO, and BLD-are open-drain with internal pull-down or external pull-up requirements. The Vccsw pin reflects VOUT sourcing state (low = VCC, high = VBAT), and the STM1404A variant includes a 1.237 V reference (VREF) on Pin 9, unused in B/C versions where it functions as VTPU.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Voltage Detection Thresholds | Undervoltage: 2.0 V typ; Overvoltage: 4.2 V typ - triggers SAL independently of supply source (VCC or VBAT) |
| Temperature Trip Range | Lower limit: –25°C or –35°C; Upper limit: +80°C, +85°C, or +95°C - factory-programmed, not user-adjustable |
| Battery Switchover Threshold | VSW ≈ 2.4 V - initiates automatic VOUT sourcing switch from VCC to VBAT when VCC drops below threshold |
| Supply Current (Typ) | 5.3 µA - enables long-term battery backup operation without significant drain on coin-cell or lithium primary sources |
| RST Assertion Delay | trec = 200 ms typ after VCC rises above VRST - ensures stable microcontroller reset release timing post-power recovery |
| VREF Output (STM1404A only) | 1.237 V ±1.5% - precision reference for external ADC or comparator circuits; disabled when VCC < 2.4 V |
| Tamper Inputs | TP1/TP3: Normally High (NH); TP2/TP4: Normally Low (NL) - supports switch-open or switch-closed intrusion detection topologies |
Pinout & Package
STM1404ASMJQ6F uses a RoHS-compliant, lead-free 16-pin QFN package (3 mm × 3 mm, 0.5 mm pitch), optimized for secure, low-profile PCB integration in tamper-evident enclosures.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 2, 3, 4 | TP1–TP4 | Independent physical tamper inputs: TP1/TP3 = NH; TP2/TP4 = NL - detect enclosure breach via switch state change |
| 5 | BLD | Battery low detect output (open drain) - active-low during power-up if VBAT < VDET (2.3/2.5/3.2 V options) |
| 6 | MR | Manual reset input (active-low, 40 kΩ internal pull-up) - asserts RST on button press or logic signal |
| 7 | PFI | Power-fail input - monitors external rail; triggers PFO when VPFI threshold crossed or VCC < VSW |
| 8 | VSS | Ground reference - common return for all analog/digital circuitry and tamper bias networks |
| 9 | VREF | 1.237 V reference output (STM1404A only) - precision voltage source for external measurement or regulation |
| 10 | VOUT | Switched supply output - sourced from VCC above VSO, from VBAT below VSW; remains ON during SAL in STM1404A |
| 11 | VTPU | Tamper pull-up source - supplies VOUT or VBAT to TP1/TP3 bias resistors; pin 9 function in STM1404B/C |
| 12 | VCCSW | VCC switch status - low = VOUT sourced from VCC; high = VOUT sourced from VBAT (BATT ON indicator) |
| 13 | VCC | Main supply input - powers internal circuitry; monitored for voltage faults and switchover initiation |
| 14 | VBAT | Backup battery input - maintains VOUT and tamper monitoring during main supply loss |
| 15 | SAL | Security alarm output (open drain) - asserted low on any tamper event (voltage, temp, or physical) |
| 16 | RST | Active-low reset output (open drain) - held low during VCC undervoltage or MR assertion, released after trec delay |
Key Features
| Feature | Design Value |
|---|---|
| FIPS-140 Level 4 Compliance | Meets highest NIST-defined physical security tier via four independent tamper inputs, voltage/temperature fault detection, and SAL assertion on any violation |
| Automatic Battery Switchover | VOUT transitions seamlessly from VCC to VBAT at ~2.4 V without glitch or interruption to downstream SRAM or crypto ICs |
| Vccsw Status Indication | Dedicated pin signals real-time VOUT source (VCC vs. VBAT), enabling external MOSFET control or system-level battery presence monitoring |
| Programmable Temperature Thresholds | Factory-configured TH/TL values eliminate need for external thermistors or digital sensors in certified modules |
| Low Quiescent Current | 5.3 µA typical draw extends coin-cell life beyond 10 years in standby, critical for unattended POS terminals |
Applications
| POS Terminal Security Module | EMVCo-Compliant Payment Device |
|---|---|
Use Scenario: Tamper-proof housing for credit card transaction processing with cryptographic key storage. IC Role / Device Role / Timing Role: Primary security supervisor detecting enclosure breach, voltage anomaly, or thermal attack; asserts SAL to erase keys and halt operation. Use Value: Enables FIPS-140-2 Level 4 certification by providing hardware-enforced physical and environmental intrusion response with no software dependency. | Use Scenario: Secure element interface in contactless payment terminals requiring battery-backed memory retention during power loss. IC Role / Device Role / Timing Role: Manages VOUT switchover from main supply to backup battery within 2.4 V threshold window; maintains SRAM voltage during brownout. Use Value: Guarantees uninterrupted cryptographic session continuity and prevents key corruption during transient mains failure. |
| Banking ATM Control Board | ZKA-Certified PIN Pad |
Use Scenario: Mainboard supervision in outdoor ATMs exposed to wide ambient temperature swings and physical access attempts. IC Role / Device Role / Timing Role: Monitors VCC/VBAT for over/under voltage and detects temperature excursions beyond factory-set limits (e.g., –25°C to +85°C). Use Value: Triggers immediate SAL assertion and system shutdown before thermal stress compromises encryption hardware integrity. | Use Scenario: Dedicated PIN entry device requiring tamper-evident design per German banking ZKA standards. IC Role / Device Role / Timing Role: Uses TP1–TP4 to monitor conductive mesh, door switches, and epoxy seal integrity; drives SAL to disable keypad and erase volatile memory. Use Value: Provides deterministic, hardware-level response to physical intrusion without firmware latency or vulnerability to code injection. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar security supervisor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX1364 | Single tamper input, no temperature sensing, 3.3 V only, SOIC-16 package | Lacks FIPS-140 Level 4 support; suitable for non-certified industrial monitoring | Select only if physical tamper count, thermal monitoring, and certification are not required. |
| DS1233M | No tamper inputs, no temperature/voltage monitoring, basic reset supervisor only, 8-pin SOIC | Provides only power-on reset and manual reset; no security or battery switchover capability | Use only for legacy reset-only functions where security features are handled externally. |
Compared with MAX1364 and DS1233M, STM1404ASMJQ6F uniquely integrates four independent tamper detectors, programmable thermal thresholds, and certified battery switchover in a single QFN package-enabling full FIPS-140 Level 4 compliance without supplemental ICs or firmware intervention.
Availability
STM1404ASMJQ6F is available at Aetrix Electronics and suitable for POS terminal security modules, EMVCo-compliant payment devices, banking ATM control boards, and ZKA-certified PIN pads requiring stable component supply with long lifecycle assurance.
Supply support for STM1404ASMJQ6F includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, sensors, and security solutions for industrial, automotive, and consumer markets.
The STM1404 family belongs to ST's security supervisory product line, engineered specifically to meet stringent physical and environmental intrusion detection requirements in cryptographic modules compliant with FIPS-140, EMVCo, ISO, and ZKA standards.
FAQ
What is the function of the Vccsw pin?
Vccsw indicates the current source of VOUT: it is low when VOUT is supplied from VCC and high when VOUT is supplied from VBAT. This pin serves as a "BATTERY ON" status signal and can drive an external p-channel MOSFET for higher-current VCC bypass. During SAL assertion, its behavior depends on variant: STM1404A maintains normal mode, while STM1404B/C force it high.
How are temperature thresholds configured?
Temperature thresholds (TH and TL) are factory-programmed during production and cannot be modified in the field. Available options include upper limits of +80°C, +85°C, or +95°C and lower limits of –25°C or –35°C. These values are fixed per device order and documented in the ordering code; no external configuration or calibration is required.
Can STM1404ASMJQ6F operate without a backup battery?
Yes, STM1404ASMJQ6F functions as a standard voltage supervisor and tamper detector with VCC only. Battery switchover and VBAT-related features (e.g., BLD, VOUT backup) are disabled when VBAT is unconnected or at 0 V. All tamper, voltage, and temperature monitoring remains fully operational using VCC as the sole supply.
Is the VREF pin present on all STM1404 variants?
No. VREF (1.237 V) is exclusive to the STM1404A variant and appears on Pin 9. In STM1404B and STM1404C, Pin 9 is repurposed as VTPU (tamper pull-up), which connects internally to either VCC or VBAT depending on switchover state. This functional difference is reflected in the part number suffix and must be verified before schematic reuse.
STM1404ASMJQ6F Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- 16-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Type:
- Simple Reset/Power-On Reset
- Number of Voltages Monitored:
- 1
- Voltage - Threshold:
- 2.93V
- Output:
- Open Drain or Open Collector
- Reset:
- Active Low
- Reset Timeout:
- 140ms Minimum
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-QFN (3x3)
STM1404ASMJQ6F FAQ
1.How can I place an order for STM1404ASMJQ6F through Aetrix?
Please submit a Request for Quotation (RFQ) for STM1404ASMJQ6F on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM1404ASMJQ6F reliable?
The price and inventory of STM1404ASMJQ6F are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM1404ASMJQ6F is usually 5 days.
3.What payment methods are accepted for STM1404ASMJQ6F?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM1404ASMJQ6F transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM1404ASMJQ6F?
STM1404ASMJQ6F orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM1404ASMJQ6F order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM1404ASMJQ6F?
For technical support, including STM1404ASMJQ6F datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM1404ASMJQ6F requirements.
6.How does Aetrix verify that STM1404ASMJQ6F is sourced from the original manufacturer or authorized distributors?
All STM1404ASMJQ6F products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM1404ASMJQ6F meets industry standards.
7.What is the process for return or replacement of STM1404ASMJQ6F?
All STM1404ASMJQ6F units undergo pre-shipment inspection (PSI). If there is an issue with STM1404ASMJQ6F, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM1404ASMJQ6F part is unused and in its original packaging.
Return procedure for STM1404ASMJQ6F:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM1404ASMJQ6F Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

