STMicroelectronics STM1404CSNIQ6F
- Part No.:
- STM1404CSNIQ6F
- Manufacturer:
- STMicroelectronics
- Category:
- Supervisors
- Package:
- 16-VFQFN Exposed Pad
- Datasheet:
-
STM1404CSNIQ6F.pdf
- Description:
- IC SUPERVISOR 1 CHANNEL 16QFN
- Quantity:
- Payment:

- Shipping:

Inventory:4,787
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM1404CSNIQ6F from STMicroelectronics is a FIPS-140 Level 4 security supervisor IC with four physical tamper inputs, over/under voltage detection (2.0 V / 4.2 V thresholds), over/under temperature monitoring (–25°C to +95°C, factory-programmed), and automatic battery switchover at ~2.4 V. It delivers secure power management for cryptographic modules in POS terminals and payment devices.
For engineers reviewing the STM1404CSNIQ6F datasheet, STM1404CSNIQ6F pinout, STM1404CSNIQ6F application, or STM1404CSNIQ6F equivalent, key selection criteria include tamper response behavior under SAL assertion (VOUT driven to ground), open-drain RST/PFO/BLD/SAL outputs, QFN16 3×3 mm package compatibility, and battery switchover integrity during voltage transients.
Technical Context
The STM1404C implements a dual-mode tamper detection architecture: TP1/TP3 are normally high (NH) inputs tied via external resistors to VTPU; TP2/TP4 are normally low (NL) inputs tied to VSS. Any state reversal triggers SAL assertion. Voltage supervision uses internal comparators monitoring VCC or VBAT against programmable thresholds (VRST = reset threshold, VPFI = power-fail threshold).
Temperature sensing employs factory-programmed upper (TH) and lower (TL) trip points with hysteresis; thermal alarms activate independently of supply source. During SAL activation, VOUT is actively driven to ground - a hard fail-safe mode distinct from STM1404A (VOUT remains ON) and STM1404B (VOUT goes High-Z).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Voltage Trip Thresholds | 2.0 V (undervoltage), 4.2 V (overvoltage); ensures reliable reset and alarm triggering across VCC/VBAT domains |
| Battery Switchover Threshold | ~2.4 V; initiates seamless VOUT sourcing from VBAT when main supply drops below safe operating level |
| Tamper Inputs | 4 independent pins (TP1–TP4); supports NH/NL configurations for flexible enclosure intrusion detection |
| Reset Propagation Delay | Typ. 200 ms trec after VCC rise above VRST; guarantees stable microprocessor restart after brownout recovery |
| Supply Current | 5.3 µA typical; enables multi-year operation on coin-cell backup without compromising security monitoring |
| Operating Temperature Range | –40°C to +85°C ambient; validated for industrial-grade deployment in uncontrolled environments |
| Package | QFN16, 3 mm × 3 mm, 0.5 mm pitch; RoHS-compliant, low-profile footprint for space-constrained secure modules |
Pinout & Package
STM1404CSNIQ6F is housed in a secure, low-profile 16-pin QFN package (3 mm × 3 mm, 0.5 mm pitch), optimized for tamper-resistant PCB layouts and minimal board area consumption.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 2, 3, 4 | TP1–TP4 | Independent physical tamper inputs: TP1/TP3 NH, TP2/TP4 NL; detect enclosure breach via state reversal |
| 5 | BLD | Open-drain battery low detect output; asserts low during power-up if VBAT < VDET (2.3/2.5/3.2 V options) |
| 6 | RST | Active-low open-drain reset output; asserted on VCC < VRST or MR low; holds for 200 ms post-recovery |
| 7 | PFO | Open-drain power-fail output; goes low when PFI < VPFI or VCC < VSW (~2.4 V) |
| 8 | PFI | Power-fail input; monitors external supply rail or VCC for undervoltage condition |
| 9 | VTPU | Tamper pull-up source; internally switched between VCC and VBAT; supplies bias for TP1/TP3 external resistors |
| 10 | VOUT | Main supply output; switches from VCC to VBAT at ~2.4 V; driven to GND during SAL assertion (C variant) |
| 11 | VCCSW | VCC switch control output; low when VOUT sourced from VCC, high when sourced from VBAT; indicates battery-on status |
| 12 | SAL | Security alarm output (open drain); asserted low on any tamper event (voltage, temp, or physical input violation) |
| 13 | MR | Manual reset input; active-low with 40 kΩ internal pull-up; supports push-button or logic-driven reset initiation |
| 14 | VSS | Digital ground reference; required return path for all internal comparators and I/O circuits |
| 15 | VBAT | Backup battery input; powers device and maintains SRAM during main supply loss; monitored for low-voltage condition |
| 16 | VCC | Main supply input; powers device during normal operation; monitored for over/under voltage and switchover conditions |
Key Features
| Feature | Design Value |
|---|---|
| FIPS-140 Level 4 Compliance | Meets highest NIST-defined physical security requirements including environmental and conductive tamper detection |
| VOUT Fail-Safe Grounding (C Variant) | Guarantees cryptographic SRAM power removal on tamper by actively driving VOUT to GND - no reliance on external circuitry |
| Factory-Programmable Temp Thresholds | TH (+80/+85/+95°C) and TL (–25/–35°C) set at production; eliminates field calibration and ensures consistent alarm behavior |
| Open-Drain Alarm & Reset Outputs | SAL, RST, PFO, BLD share common 3.3 V tolerant drive capability; enable wired-OR interfacing with microcontroller NMI/interrupt lines |
| Low Quiescent Current | 5.3 µA typ. in battery-backup mode; extends coin-cell life beyond 5 years while maintaining continuous tamper vigilance |
Applications
| POS Terminal Security Module | EMVCo-Compliant Payment Device |
|---|---|
|
Use Scenario: Tamper-evident housing for credit card transaction processing hardware with encrypted key storage. IC Role / Device Role / Timing Role: Primary security supervisor monitoring enclosure integrity, supply voltage, and ambient temperature; asserts SAL to erase keys on breach. Use Value: VOUT forced to ground during SAL ensures immediate power cutoff to external SRAM holding cryptographic keys - preventing cold-boot or side-channel extraction. |
Use Scenario: Secure element integration in contactless payment terminals requiring certified physical intrusion protection. IC Role / Device Role / Timing Role: Real-time environmental monitor detecting rapid temperature shifts or voltage anomalies indicative of thermal or power glitch attacks. Use Value: Factory-programmed ±5°C hysteresis on TH/TL thresholds prevents false alarms during transient thermal events while ensuring reliable detection of sustained attack conditions. |
| Banking ATM Cryptographic Module | Secure Industrial HSM |
|
Use Scenario: FIPS 140-2 Level 4 validation of hardware security modules used in financial transaction signing. IC Role / Device Role / Timing Role: Dual-supply supervisor managing seamless VCC-to-VBAT switchover during mains failure while maintaining tamper detection coverage. Use Value: Battery switchover at ~2.4 V preserves real-time clock and tamper log memory during extended AC outage - critical for audit trail continuity. |
Use Scenario: Embedded HSM in industrial gateways requiring long-term secure boot and firmware attestation. IC Role / Device Role / Timing Role: Low-power security co-processor enabling persistent tamper logging and secure key derivation even during brownout conditions. Use Value: 5.3 µA battery current allows >7-year operation on CR2032 cell - eliminating maintenance cycles in inaccessible deployments. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar security supervisor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM1404BSNIQ6F | VOUT goes High-Z (not GND) during SAL; VTPU pin function identical; same tamper/voltage/temp specs | Requires external pull-down on VOUT to achieve forced GND behavior; less deterministic for SRAM power kill | Select only if system-level design includes dedicated VOUT discharge circuitry and High-Z behavior is acceptable for fail-safe action |
| MAX6369KA+T | Single tamper input, no temperature sensing, fixed 2.63 V reset threshold; 8-pin SOIC package | Lacks FIPS-140 Level 4 compliance; suitable only for basic voltage supervision without environmental monitoring | Use only for cost-sensitive, non-certified applications where physical tamper detection and thermal monitoring are not required |
Compared with STM1404CSNIQ6F, the STM1404BSNIQ6F requires external circuitry to replicate VOUT grounding on alarm, while MAX6369KA+T omits critical FIPS-140 Level 4 features - making STM1404C the sole choice for certified cryptographic module designs demanding guaranteed VOUT fail-safe shutdown.
Availability
STM1404CSNIQ6F is available at Aetrix Electronics and suitable for POS terminal security modules, EMVCo-compliant payment devices, banking ATM cryptographic modules, and secure industrial HSMs requiring stable component supply and long-term lifecycle support.
Supply support for STM1404CSNIQ6F includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader specializing in secure microcontrollers, power management, and analog/mixed-signal ICs for industrial, automotive, and smart-card applications.
The STM1404 family was designed specifically to meet FIPS-140 Level 4 physical and environmental intrusion monitoring requirements in cryptographic modules - targeting POS, payment terminals, and banking hardware.
FAQ
What is the function of the VTPU pin on STM1404CSNIQ6F?
VTPU (Pin 9) serves as the internal tamper pull-up source, dynamically switching between VCC and VBAT depending on the active supply domain. It provides bias voltage for external high-impedance resistors connected to TP1 and TP3 (normally high tamper inputs), ensuring reliable state detection during both main and backup power modes without external components.
How does the STM1404C variant differ from STM1404A/B in tamper response?
Upon SAL assertion, STM1404C actively drives VOUT to ground - a deterministic, hardware-enforced power kill for external SRAM. In contrast, STM1404A maintains VOUT at its current supply rail (VCC or VBAT), and STM1404B places VOUT in high-impedance state. This makes STM1404C uniquely suited for applications requiring guaranteed removal of power from sensitive memory on tamper detection.
Can the temperature trip points be reprogrammed in the field?
No. Upper (TH) and lower (TL) temperature thresholds are factory-programmed during production and cannot be modified post-manufacture. Available options are TH = +80°C, +85°C, or +95°C and TL = –25°C or –35°C. Selection must be specified at order time using the full part number suffix per ST's ordering scheme.
What is the purpose of the BLD output and when does it activate?
BLD (Battery Low Detect) is an open-drain output that asserts low during initial power-up if VBAT falls below the customer-selected VDET threshold (2.3 V, 2.5 V, or 3.2 V). It activates only once per power cycle to verify backup battery health before cryptographic operations begin, and releases when VCC drops below VRST - ensuring no false alarms during normal operation.
STM1404CSNIQ6F Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- 16-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Type:
- Simple Reset/Power-On Reset
- Number of Voltages Monitored:
- 1
- Voltage - Threshold:
- 2.93V
- Output:
- Open Drain or Open Collector
- Reset:
- Active Low
- Reset Timeout:
- 140ms Minimum
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-QFN (3x3)
STM1404CSNIQ6F FAQ
1.How can I place an order for STM1404CSNIQ6F through Aetrix?
Please submit a Request for Quotation (RFQ) for STM1404CSNIQ6F on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM1404CSNIQ6F reliable?
The price and inventory of STM1404CSNIQ6F are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM1404CSNIQ6F is usually 5 days.
3.What payment methods are accepted for STM1404CSNIQ6F?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM1404CSNIQ6F transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM1404CSNIQ6F?
STM1404CSNIQ6F orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM1404CSNIQ6F order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM1404CSNIQ6F?
For technical support, including STM1404CSNIQ6F datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM1404CSNIQ6F requirements.
6.How does Aetrix verify that STM1404CSNIQ6F is sourced from the original manufacturer or authorized distributors?
All STM1404CSNIQ6F products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM1404CSNIQ6F meets industry standards.
7.What is the process for return or replacement of STM1404CSNIQ6F?
All STM1404CSNIQ6F units undergo pre-shipment inspection (PSI). If there is an issue with STM1404CSNIQ6F, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM1404CSNIQ6F part is unused and in its original packaging.
Return procedure for STM1404CSNIQ6F:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM1404CSNIQ6F Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

