STMicroelectronics STM1404CTMJQ6F
- Part No.:
- STM1404CTMJQ6F
- Manufacturer:
- STMicroelectronics
- Category:
- Supervisors
- Package:
- 16-VFQFN Exposed Pad
- Datasheet:
-
STM1404CTMJQ6F.pdf
- Description:
- IC SUPERVISOR 1 CHANNEL 16QFN
- Quantity:
- Payment:

- Shipping:

Inventory:225
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM1404CTMJQ6F from STMicroelectronics is a FIPS-140 Level 4 security supervisor IC designed for cryptographic module protection in POS terminals and secure embedded systems. It provides four high-impedance physical tamper inputs (TP1–TP4), over/under voltage detection (2.0 V / 4.2 V thresholds), factory-programmable over/under temperature monitoring (–25°C to +95°C), automatic battery switchover with Vccsw status indicator, and open-drain SAL/RST/PFO/BLD outputs.
For engineers reviewing the STM1404CTMJQ6F datasheet, STM1404CTMJQ6F pinout, STM1404CTMJQ6F application, or STM1404CTMJQ6F equivalent, this device supports tamper-responsive power management, secure SRAM retention during intrusion, battery-backed reset supervision, and compliance-critical environmental monitoring in payment and cryptographic hardware.
Technical Context
The STM1404CTMJQ6F implements independent analog comparators for voltage (VINT vs. VLV/VHV), temperature (TA vs. TL/TH), and physical tamper state (TP1–TP4 logic transitions), all feeding into a dedicated security alarm (SAL) generator. Its VOUT switching logic automatically selects between VCC and VBAT based on VCC vs. VSW (~2.4 V) comparison, with Vccsw reflecting that state as low (VCC active) or high (VBAT active).
All critical outputs - SAL, RST, PFO, and BLD - are open-drain with internal pull-up capability, enabling wired-OR interfacing and flexible voltage-level translation. Tamper response is deterministic: SAL asserts within 1 µs of threshold violation, and remains asserted until cleared by power cycle or manual reset, with no software dependency.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| FIPS-140 Level | Level 4 - certified for physical and environmental tamper resistance including voltage, temperature, and enclosure breach detection |
| Voltage Detection Thresholds | 2.0 V (undervoltage), 4.2 V (overvoltage) - precise trip points for VCC/VBAT monitoring with hysteresis |
| Temperature Trip Range | –25°C to +95°C - customer-selectable upper/lower limits factory-programmed for environmental tamper detection |
| Battery Switchover Threshold | ~2.4 V - triggers seamless VOUT source switch from VCC to VBAT without system interruption |
| Supply Current (Typ) | 5.3 µA - ultra-low quiescent current enables multi-year battery backup operation |
| Package | QFN16, 3 mm × 3 mm - RoHS-compliant, low-profile, security-optimized package with exposed thermal pad |
| Output Types | All critical outputs (SAL, RST, PFO, BLD) are open-drain - supports flexible interface voltage levels and fault-tolerant wiring |
Pinout & Package
STM1404CTMJQ6F is housed in a 16-pin QFN package (3 mm × 3 mm, 0.5 mm pitch) with exposed thermal pad (EP). The package supports secure mounting and PCB-level tamper sensing via trace routing under the EP.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 2, 3, 4 | TP1–TP4 | Independent physical tamper inputs - TP1/TP3 normally high (NH); TP2/TP4 normally low (NL); detect enclosure breach via state inversion |
| 5 | MR | Manual reset input - active-low with 40 kΩ internal pull-up; asserts RST and clears pending alarms on deassertion |
| 6 | PFI | Power-fail comparator input - monitors external supply rail; triggers PFO when below VPFI or when VCC drops below VSW |
| 7 | PFO | Power-fail output - open-drain, active-low signal indicating loss of primary supply or battery switchover event |
| 8 | RST | Reset output - open-drain, active-low; asserts on VCC < VRST or MR low; holds for 200 ms trec after recovery |
| 9 | VTPU | Tamper pull-up source - internally switched between VCC and VBAT; supplies bias for TP1/TP3 external circuits |
| 10 | VOUT | Switched supply output - delivers regulated VCC or VBAT to downstream circuitry (e.g., crypto SRAM) based on switchover logic |
| 11 | Vccsw | VCC switch status - low = VOUT sourced from VCC; high = VOUT sourced from VBAT (BATT ON indicator) |
| 12 | SAL | Security alarm output - open-drain, active-low; asserts on any tamper condition (voltage, temp, or physical input violation) |
| 13 | BLD | Battery low detect - open-drain, active-low; asserts during power-up if VBAT < VDET (2.3/2.5/3.2 V options) |
| 14 | VSS | Ground reference - common return for all analog and digital functions; must be low-impedance connection |
| 15 | VBAT | Backup battery input - powers device and VOUT during main supply failure; supports lithium coin cells |
| 16 | VCC | Main supply input - powers device during normal operation; range 2.4 V to 3.6 V; enables VREF (not present on this variant) |
Key Features
| Feature | Design Value |
|---|---|
| Four independent physical tamper inputs | TP1–TP4 support mixed NH/NL configurations - enables robust enclosure monitoring with configurable switch/mesh topologies |
| Factory-programmable temperature thresholds | Upper (TH) and lower (TL) limits set at production - eliminates field calibration and ensures repeatable FIPS-140 environmental compliance |
| Automatic battery switchover with status feedback | Vccsw pin provides real-time indication of active supply source - simplifies power-path control and enables BATT ON LED or MOSFET gate drive |
| Open-drain alarm and reset outputs | SAL, RST, PFO, BLD share common pull-up architecture - allows multiple devices to share interrupt lines and supports mixed-voltage system integration |
| Low-power tamper supervision | 5.3 µA typical supply current - extends battery life in always-on security modules without compromising detection latency or accuracy |
Applications
| POS Terminal Security Module | EMVCo-Compliant Payment Device |
|---|---|
|
Use Scenario: Tamper-proof housing for credit card transaction processing with encrypted key storage. IC Role / Device Role / Timing Role: Security supervisor detecting enclosure breach, voltage glitch, or temperature anomaly to trigger immediate crypto erase and system lockdown. Use Value: Meets FIPS-140 Level 4 physical intrusion requirements and EMVCo environmental monitoring mandates for certified payment terminals. |
Use Scenario: Secure boot and runtime integrity monitoring in contactless payment readers. IC Role / Device Role / Timing Role: Monitors VCC stability and battery health while asserting SAL on tamper to halt cryptographic operations before key exposure. Use Value: Enables zero-delay tamper response (<1 µs) and maintains SRAM power via VOUT during switchover, preserving volatile keys across supply transitions. |
| Secure Embedded Cryptographic Module | ZKA-Certified Banking Hardware |
|
Use Scenario: Hardware security module (HSM) add-on board for industrial controllers requiring certified key management. IC Role / Device Role / Timing Role: Provides independent, analog-based tamper detection decoupled from host MCU firmware - prevents bypass via software attack. Use Value: Delivers hardware-enforced security alarm (SAL) with no software dependency, satisfying ZKA and ISO/IEC 19790 physical protection requirements. |
Use Scenario: ATM front-end controller with anti-tampering features mandated by German banking standards (ZKA). IC Role / Device Role / Timing Role: Supervises VCC, VBAT, and ambient temperature while driving VOUT to crypto SRAM and signaling SAL to host processor on violation. Use Value: Supports dual-mode tamper response (immediate SAL assertion + delayed VOUT disable per variant) required for ZKA Tier 3 certification. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar security supervisor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX1376 | Single physical tamper input; no factory-programmable temperature thresholds; 3.3 V only; no Vccsw status pin | Lacks multi-input tamper detection and environmental monitoring granularity needed for FIPS-140 Level 4 | Select only for cost-sensitive, non-certified applications requiring basic voltage supervision and one-point tamper sensing |
| DS1233M | No tamper inputs; no temperature/voltage monitoring; only reset generation and power-fail detection | Provides only basic reset supervision - insufficient for cryptographic module physical security requirements | Use only as legacy replacement where security compliance is not required and no tamper functionality is needed |
Compared with MAX1376 and DS1233M, STM1404CTMJQ6F uniquely integrates four independent tamper inputs, programmable thermal thresholds, and battery-aware switchover with status feedback - making it the only option among the three qualified for FIPS-140 Level 4 cryptographic module certification.
Availability
STM1404CTMJQ6F is available at Aetrix Electronics and suitable for POS terminal manufacturing, EMVCo-certified payment device development, and secure embedded cryptographic module production requiring stable component supply and long-term lifecycle assurance.
Supply support for STM1404CTMJQ6F includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, specializing in secure microcontrollers, power management, and analog ICs for industrial, automotive, and smart-card applications.
The STM1404 product line was developed specifically to address FIPS-140 Level 4 physical and environmental tamper detection requirements in cryptographic hardware - targeting payment terminals, HSMs, and banking peripherals.
FAQ
What is the function of the Vccsw pin on STM1404CTMJQ6F?
Vccsw is a status output indicating the current VOUT source: it is low when VOUT is supplied from VCC and high when VOUT is supplied from VBAT. This pin serves as a "BATTERY ON" indicator and can directly drive an external p-channel MOSFET gate for higher-current backup power paths, eliminating need for additional level-shifting circuitry.
How does STM1404CTMJQ6F handle tamper detection during battery backup mode?
The STM1404CTMJQ6F continues full tamper monitoring - including physical inputs (TP1–TP4), voltage (VINT), and temperature (TA) - even when operating solely from VBAT. SAL asserts identically in both VCC and VBAT modes, ensuring uninterrupted security supervision during primary supply loss without requiring host intervention or reconfiguration.
Can STM1404CTMJQ6F be used with lithium-thionyl chloride batteries?
Yes - the device supports VBAT input up to 3.68 V and includes selectable BLD thresholds (2.3 V, 2.5 V, or 3.2 V) optimized for common lithium chemistries. Its 5.3 µA typical supply current and wide VBAT operating range make it compatible with long-life lithium-thionyl chloride cells used in tamper-evident metering and secure logging applications.
Is the temperature monitoring on STM1404CTMJQ6F calibrated per unit?
No - temperature thresholds (TL and TH) are factory-programmed during final test using laser trimming and stored in on-chip nonvolatile memory. Each unit receives individual calibration at production, ensuring ±2°C accuracy across the –25°C to +95°C range without requiring end-user calibration or compensation routines.
STM1404CTMJQ6F Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- 16-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Type:
- Simple Reset/Power-On Reset
- Number of Voltages Monitored:
- 1
- Voltage - Threshold:
- 3.08V
- Output:
- Open Drain or Open Collector
- Reset:
- Active Low
- Reset Timeout:
- 140ms Minimum
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-QFN (3x3)
STM1404CTMJQ6F FAQ
1.How can I place an order for STM1404CTMJQ6F through Aetrix?
Please submit a Request for Quotation (RFQ) for STM1404CTMJQ6F on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM1404CTMJQ6F reliable?
The price and inventory of STM1404CTMJQ6F are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM1404CTMJQ6F is usually 5 days.
3.What payment methods are accepted for STM1404CTMJQ6F?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM1404CTMJQ6F transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM1404CTMJQ6F?
STM1404CTMJQ6F orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM1404CTMJQ6F order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM1404CTMJQ6F?
For technical support, including STM1404CTMJQ6F datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM1404CTMJQ6F requirements.
6.How does Aetrix verify that STM1404CTMJQ6F is sourced from the original manufacturer or authorized distributors?
All STM1404CTMJQ6F products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM1404CTMJQ6F meets industry standards.
7.What is the process for return or replacement of STM1404CTMJQ6F?
All STM1404CTMJQ6F units undergo pre-shipment inspection (PSI). If there is an issue with STM1404CTMJQ6F, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM1404CTMJQ6F part is unused and in its original packaging.
Return procedure for STM1404CTMJQ6F:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM1404CTMJQ6F Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

