STMicroelectronics STM32F091CBT6
- Part No.:
- STM32F091CBT6
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 48-LQFP
- Datasheet:
-
STM32F091CBT6.pdf
- Description:
- IC MCU 32BIT 128KB FLASH 48LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:4,112
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32F091CBT6 from STMicroelectronics is a 32-bit ARM® Cortex®-M0 microcontroller with 128 KB Flash, 32 KB SRAM (with hardware parity), and integrated CAN 2.0B interface - designed for real-time industrial control, motor drive supervision, and smart sensor nodes operating from 2.0–3.6 V supply. It delivers 48 MHz CPU performance, features dual 12-bit DAC channels, a 12-bit 1 µs ADC (16-channel), and supports capacitive touch sensing across up to 24 channels.
For engineers reviewing the STM32F091CBT6 datasheet, STM32F091CBT6 pinout, STM32F091CBT6 application, or STM32F091CBT6 equivalent, key selection considerations include its 48-pin LQFP package with 39 I/Os (including 5V-tolerant pins), embedded RTC with calendar and alarm, advanced-control timer (TIM1) for 6-channel PWM, and SWD debug support - all critical for deterministic firmware deployment in resource-constrained embedded systems.
Technical Context
The STM32F091CBT6 implements a single-cycle ARM Cortex-M0 core with Thumb-2 instruction set, tightly coupled to a 32 KB SRAM with hardware parity checking and 128 KB Flash supporting read-while-write and 100k write/erase cycles. Its clock system integrates multiple oscillators: 4–32 MHz HSE, 32 kHz LSE for RTC, 8 MHz HSI with x6 PLL, and a factory-trimmed 48 MHz HSI48 oscillator enabling USB-free device enumeration.
Peripheral integration includes two I²C interfaces (one Fast Mode Plus at 1 Mbit/s), eight USARTs (three with ISO7816/LIN/IrDA), two SPI/I²S modules (18 Mbit/s), a CAN 2.0B controller, and a dedicated touch-sensing controller (TSC) with spread-spectrum modulation - all mapped to GPIOs via programmable alternate function registers and supported by a 12-channel DMA controller with memory-to-memory transfers.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM Cortex-M0, 48 MHz max - enables deterministic real-time task scheduling with <100 ns interrupt latency. |
| Flash Memory | 128 KB - sufficient for bootloader + application firmware with OTA update partitioning. |
| SRAM | 32 KB with hardware parity - ensures data integrity for safety-critical variables and stack buffers. |
| ADC | 12-bit, 1.0 µs conversion time, 16-channel - supports simultaneous sampling of motor phase currents or multi-sensor analog inputs. |
| DAC | Two independent 12-bit channels - enables dual analog output generation (e.g., reference voltage + bias signal) without external DACs. |
| CAN Interface | CAN 2.0B compliant, 1 Mbit/s - provides robust fieldbus communication for industrial automation and automotive subsystems. |
| GPIOs | 39 pins in LQFP48 package, up to 5V-tolerant - simplifies level-shifting in mixed-voltage systems interfacing with legacy sensors or logic. |
| Supply Voltage | 2.0–3.6 V (VDD), 2.4–3.6 V (VDDA) - allows direct connection to Li-ion battery packs or regulated 3.3 V rails without LDO overhead. |
Pinout & Package
LQFP48 (7 × 7 mm, 0.5 mm pitch) package with exposed thermal pad - optimized for compact PCB layouts and moderate power dissipation (<200 mW typical active mode).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VSS | Power supply and ground | Dual VDD/VSS pairs ensure low-impedance power delivery and reduce switching noise coupling into analog sections. |
| VDDA, VSSA | Analog domain supply and ground | Independent analog rail isolates ADC/DAC reference from digital switching noise, improving ENOB by ≥1.5 bits. |
| PA0–PA15, PB0–PB15, PC13–PC15 | General-purpose I/Os | 39 total GPIOs; PA0–PA7, PB0–PB1, PC13–PC15 are 5V-tolerant - enable direct interfacing with 5 V logic without level shifters. |
| PA11/PA12 | USB D+/D− (not used in this variant) | Not connected internally - reserved for future compatibility but not functional on STM32F091CBT6. |
| NRST | Active-low reset input | Accepts 1.65–5.5 V logic; internal pull-up enables reliable reset assertion during brown-out or power sequencing. |
| BOOT0 | Boot mode selection | Pulled low via 10 kΩ resistor to VSS - forces boot from main Flash memory on power-up, preventing accidental system lockout. |
Key Features
| Feature | Design Value |
|---|---|
| Capacitive Touch Sensing (TSC) | 24-channel support with spread-spectrum modulation - enables robust touchkey, slider, and rotary encoder implementation without external ICs. |
| Advanced-Control Timer (TIM1) | 6-channel complementary PWM with dead-time insertion - directly drives 3-phase inverter gate drivers in BLDC motor control. |
| RTC with Calendar & Alarm | Hardware calendar (YY-MM-DD HH:MM:SS), alarm interrupt, and periodic wakeup from Stop/Standby - eliminates need for external real-time clock IC. |
| Programmable Voltage Detector (PVD) | Configurable threshold (2.2–2.9 V in 0.1 V steps) with interrupt output - enables precise brown-out detection before Flash/SRAM corruption occurs. |
| Serial Wire Debug (SWD) | 2-pin debug interface (SWCLK/SWDIO) with full JTAG-equivalent functionality - reduces debug footprint vs. traditional 5-pin JTAG. |
| HDMI CEC Wakeup | CEC header detection wakes MCU from Stop/Standby - supports low-power remote control reception in consumer electronics applications. |
Applications
| Industrial Motor Control | Smart Energy Metering |
|---|---|
|
Use Scenario: Closed-loop control of 3-phase BLDC motors in HVAC blowers or pump drives. IC Role / Device Role / Timing Role: Main system controller executing FOC algorithm, generating 6-channel PWM via TIM1, sampling current/voltage via ADC, and communicating status over CAN. Use Value: Integrated TIM1 dead-time control and 12-bit ADC with hardware oversampling eliminate external timing ICs and precision op-amps, reducing BOM count by ≥4 components. |
Use Scenario: Residential electricity meter with tariff switching, tamper detection, and PLC/HPLC communication. IC Role / Device Role / Timing Role: System-on-chip managing metrology ADC interface, RTC-based billing intervals, secure firmware updates, and ISO7816-compliant secure element communication. Use Value: Dual 12-bit DAC outputs generate precise calibration references for metrology ADC, while 32 KB SRAM with parity ensures integrity of billing logs during power interruption. |
| Human-Machine Interface (HMI) | Automotive Body Control Module (BCM) |
|
Use Scenario: Touch-enabled control panel for kitchen appliances with proximity wake and gesture recognition. IC Role / Device Role / Timing Role: Dedicated TSC controller scanning 12 touch keys and 2 sliders, driving LED indicators via GPIO PWM, and managing low-power sleep/wake cycles. Use Value: On-chip TSC with spread-spectrum modulation achieves >60 dB noise immunity in EMI-heavy environments, eliminating need for shielded flex circuits or external touch controllers. |
Use Scenario: Door module managing window lift, mirror adjustment, and interior lighting with LIN bus coordination. IC Role / Device Role / Timing Role: LIN slave node receiving commands from master ECU, driving H-bridge drivers via GPIO, monitoring switch inputs, and reporting diagnostics over CAN. Use Value: Integrated CAN 2.0B and LIN-capable USARTs allow dual-bus operation without external transceivers, while VBAT-supplied RTC maintains door position memory during battery disconnect. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32F072CBT6 | Same LQFP48 package, 128 KB Flash, but lacks CAN and TSC; includes USB 2.0 FS device. | Suitable for USB-connected peripherals (e.g., HID devices), not CAN-based industrial networks or touch interfaces. | Select when USB connectivity is mandatory and CAN/touch are unnecessary - reduces cost by ~12%. |
| STM32F098C8T6 | Same core/peripherals as STM32F091CBT6 but adds USB 2.0 FS OTG and removes CAN; 64 KB Flash. | Targeted at portable USB host devices (e.g., USB-to-serial adapters), not automotive or industrial CAN nodes. | Choose only if USB host capability is required and CAN is excluded from system architecture. |
Compared with STM32F091CBT6, STM32F072CBT6 trades CAN for USB and drops touch sensing, while STM32F098C8T6 sacrifices CAN and half the Flash for USB OTG - making STM32F091CBT6 uniquely balanced for CAN+touch+RTC applications in space-constrained LQFP48 designs.
Availability
STM32F091CBT6 is available at Aetrix Electronics and suitable for industrial motor control, smart energy metering, human-machine interface (HMI), and automotive body control modules requiring stable component supply across extended temperature ranges (–40°C to +85°C).
Supply support for STM32F091CBT6 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, specializing in microcontrollers, power management, sensors, and automotive ICs - with over 40 years of embedded systems expertise.
The STM32F0 series targets cost-sensitive, ultra-low-power applications requiring high integration and industrial-grade reliability - specifically engineered for appliance control, industrial automation, and smart metering where Flash size, peripheral mix, and package footprint are critical constraints.
FAQ
Does STM32F091CBT6 support USB device functionality?
No. The STM32F091CBT6 does not integrate a USB transceiver or USB controller. While some STM32F09x variants (e.g., STM32F072, STM32F098) include USB 2.0 Full-Speed device or OTG, the STM32F091CBT6 omits USB entirely to prioritize CAN, TSC, and enhanced analog capabilities - confirmed in Section 3.20 (CAN) and absence of USB-related registers in RM0091 reference manual.
What is the maximum operating frequency of the internal HSI48 oscillator?
The internal HSI48 oscillator operates at a nominal 48 MHz with automatic trimming based on external synchronization (e.g., USB SOF or LSE pulses), maintaining ±0.25% accuracy over temperature and voltage - enabling precise USB-free device enumeration and clocking of high-speed peripherals like SPI and USART without external crystals.
How many I/O pins are 5V-tolerant on the LQFP48 package?
39 GPIO pins are available in the LQFP48 package, of which 22 are 5V-tolerant: PA0–PA7, PB0–PB1, and PC13–PC15. This is explicitly defined in Table 13 (pin definitions) and Section 3.7 (GPIOs) of the datasheet - allowing direct interfacing with 5 V sensors, displays, or logic without external level-shifting circuitry.
Is the RTC battery-backed in STM32F091CBT6?
Yes. The RTC and 40-byte backup register block retain state during main power loss using an external VBAT supply (1.8–3.6 V), supported by an internal diode-OR circuit that automatically switches between VDD and VBAT - enabling calendar timekeeping and non-volatile parameter storage even when system power is removed, as detailed in Section 3.15 and Figure 14 of the datasheet.
STM32F091CBT6 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 48-LQFP
- Series:
- STM32F0
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M0
- Core Size:
- 32-Bit Single-Core
- Speed:
- 48MHz
- Connectivity:
- CANbus, I2C, IrDA, LINbus, SPI, UART/USART
- Peripherals:
- DMA, I2S, POR, PWM, WDT
- Number of I/O:
- 38
- Program Memory Size:
- 128KB (128K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 32K x 8
- Voltage - Supply (Vcc/Vdd):
- 2V ~ 3.6V
- Data Converters:
- A/D 13x12b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32F091CBT6 FAQ
1.How can I place an order for STM32F091CBT6 through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32F091CBT6 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32F091CBT6 reliable?
The price and inventory of STM32F091CBT6 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32F091CBT6 is usually 5 days.
3.What payment methods are accepted for STM32F091CBT6?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32F091CBT6 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32F091CBT6?
STM32F091CBT6 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32F091CBT6 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32F091CBT6?
For technical support, including STM32F091CBT6 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32F091CBT6 requirements.
6.How does Aetrix verify that STM32F091CBT6 is sourced from the original manufacturer or authorized distributors?
All STM32F091CBT6 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32F091CBT6 meets industry standards.
7.What is the process for return or replacement of STM32F091CBT6?
All STM32F091CBT6 units undergo pre-shipment inspection (PSI). If there is an issue with STM32F091CBT6, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32F091CBT6 part is unused and in its original packaging.
Return procedure for STM32F091CBT6:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32F091CBT6 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

