STMicroelectronics STM32F100RCT6BTR
- Part No.:
- STM32F100RCT6BTR
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 64-LQFP
- Datasheet:
-
STM32F100RCT6BTR.pdf
- Description:
- IC MCU 32BIT 256KB FLASH 64LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:15,402
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32F100RCT6BTR from STMicroelectronics is a high-density value-line Arm® Cortex®-M3 microcontroller featuring 256 KB Flash, 24 KB SRAM, 24 MHz max CPU frequency, 12-bit ADC (16-channel), and dual 12-bit DACs. It integrates 16 timers-including advanced-control and basic timers-and supports up to 11 communication interfaces (3x USART, 2x I²C, 3x SPI, CEC) for embedded control in industrial HMI, motor drive monitoring, and sensor node applications.
For engineers reviewing the STM32F100RCT6BTR datasheet, STM32F100RCT6BTR pinout, STM32F100RCT6BTR application, or STM32F100RCT6BTR equivalent, key selection criteria include Flash/SRAM capacity, integrated analog peripherals (ADC/DAC), timer architecture for PWM generation, and LQFP100 package compatibility with legacy STM32F100x design footprints.
Technical Context
The device implements an Arm Cortex-M3 core with single-cycle multiply and hardware divide, executing at up to 24 MHz with 1.25 DMIPS/MHz performance. Its memory subsystem includes 256 KB of embedded Flash with error correction, 24 KB SRAM, and a flexible static memory controller supporting SRAM, PSRAM, and NOR devices via four chip selects.
Clock management integrates multiple oscillators: 4–24 MHz external crystal, 8 MHz factory-trimmed RC, 40 kHz RC, and PLL-based CPU clock synthesis. Power architecture supports Sleep, Stop, and Standby modes with VBAT-backed RTC and backup registers, enabling low-power sensor and metering applications.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M3, 24 MHz max - enables deterministic real-time control with interrupt latency under 12 cycles. |
| Flash Memory | 256 KB - sufficient for complex firmware with bootloader, OTA update partition, and safety-critical code sections. |
| SRAM | 24 KB - supports multi-threaded RTOS operation, buffer-intensive communication stacks (e.g., Modbus TCP), and ADC data acquisition buffers. |
| ADC | 1 × 12-bit, 1.2 µs conversion, 16 channels - suitable for simultaneous sampling of voltage, current, temperature, and auxiliary sensors in motor control. |
| DAC | 2 × 12-bit - provides precise analog output for calibration signals, reference voltages, or closed-loop actuator control (e.g., valve positioning). |
| Timers | 16 total: 7× general-purpose 16-bit, 1× advanced-control (6-channel PWM + dead-time), 2× basic - enables multi-axis motor control with complementary outputs and fault protection. |
| Communication | 3× USART, 2× I²C, 3× SPI, CEC - supports industrial fieldbus bridging (RS-485/Modbus), sensor fusion (I²C slaves), and display interface (SPI LCD). |
| Package | LQFP100, 14 × 14 mm - compatible with standard PCB assembly processes and offers 80 GPIOs (5 V-tolerant on most pins) for flexible peripheral routing. |
Pinout & Package
LQFP100 (14 × 14 mm, 0.5 mm pitch) with exposed thermal pad; RoHS-compliant, industrial temperature range (–40°C to +85°C).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VSS | Power supply and ground | Separate analog/digital power domains ensure clean ADC/DAC operation; decoupling required per datasheet layout guidelines. |
| PA0–PA15, PB0–PB15, etc. | General-purpose I/O | Up to 80 5 V-tolerant GPIOs support direct interfacing with legacy logic, sensors, and displays without level shifters. |
| PA1, PA2, PA3 | USART2 TX/RX/CTS | Hardware flow-controlled serial interface for robust industrial communication with RS-232/RS-485 transceivers. |
| PA0, PA1, PA4, PA5 | ADC1_IN0–IN3 | Four dedicated analog inputs mapped to internal 12-bit ADC for simultaneous voltage/current sensing in power stage monitoring. |
| PA4, PA5 | DAC_OUT1, DAC_OUT2 | Two buffered analog outputs usable for precision reference generation or analog feedback in closed-loop systems. |
| PC6–PC9 | TIM3_CH1–CH4 | Four-channel capture/compare outputs enable 3-phase motor commutation or quadrature encoder input decoding. |
| NRST | Reset input | Active-low reset with internal pull-up; accepts external watchdog or power supervisor assertion for system-level fault recovery. |
| BOOT0 | Boot mode select | Configures boot source (system memory, Flash, or SRAM); critical for in-field firmware updates and debug recovery sequences. |
Key Features
| Feature | Design Value |
|---|---|
| Flexible Static Memory Controller (FSMC) | Supports external SRAM/PSRAM/NOR flash with 4 chip selects - enables expansion beyond on-chip memory for data logging or GUI frame buffers. |
| LCD Parallel Interface | 8080/6800 mode support - allows direct connection to monochrome or color segment LCDs without external controller in HMI applications. |
| Temperature Sensor | Integrated diode-based sensor with ±1.5°C accuracy - provides on-die thermal monitoring for overtemperature shutdown in motor drivers or power supplies. |
| CRC Calculation Unit | Hardware-accelerated CRC-32 - ensures integrity of firmware images, configuration tables, and communication payloads in safety-critical updates. |
| Serial Wire Debug (SWD) | 2-pin debug interface with full JTAG functionality - reduces PCB footprint vs. 5-pin JTAG while supporting real-time trace and flash programming. |
Applications
| Industrial HMI Panel | Brushless DC Motor Monitor |
|---|---|
Use Scenario: Compact local operator interface for PLC-connected machinery with button inputs, LED indicators, and small LCD display. IC Role / Device Role / Timing Role: Main controller executing UI logic, managing touch/button scan, driving parallel LCD interface, and communicating via USART with host PLC. Use Value: Integrated LCD interface and 80 GPIOs eliminate external display controller; dual DACs generate analog setpoints for analog meters or calibration references. | Use Scenario: Real-time monitoring unit for BLDC motor phase currents, bus voltage, and temperature in HVAC fan drives. IC Role / Device Role / Timing Role: Analog acquisition hub synchronizing 12-bit ADC sampling across 3 shunt resistors and temperature sensor, with PWM-triggered conversions. Use Value: 16-channel ADC with hardware trigger and DMA offload enables precise, jitter-free current sampling; advanced timer generates synchronized PWM for gate driver ICs. |
| Smart Energy Meter Sensor Node | Programmable Logic Relay Module |
Use Scenario: Battery-powered sub-metering node measuring voltage, current, and power quality parameters in commercial building subpanels. IC Role / Device Role / Timing Role: Low-power acquisition engine using Stop mode between samples, waking via RTC alarm to perform ADC conversions and store results in SRAM. Use Value: VBAT-backed RTC and 24 KB SRAM retain time-stamped measurement history during main power loss; ultra-low Stop-mode current (<1 µA) extends battery life. | Use Scenario: DIN-rail mounted relay controller accepting digital inputs, executing ladder logic, and driving solid-state relays for HVAC zone control. IC Role / Device Role / Timing Role: Deterministic real-time executor of control algorithms with interrupt-driven I/O handling and precise timing for pulse-width modulated fan speed control. Use Value: Nested vectored interrupt controller (NVIC) with <12-cycle latency ensures timely response to emergency stop inputs; 16 timers provide independent timing for multiple relay sequencing profiles. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32F072RBT6 | Arm Cortex-M0+, 48 MHz, 128 KB Flash, 16 KB SRAM, no FSMC or LCD interface | Lacks external memory interface and parallel LCD support; lower analog integration (1× DAC) | Preferred for cost-sensitive, lower-performance applications where external memory or display interface is unnecessary. |
| STM32F103RCT6 | Same LQFP100 package, 256 KB Flash, but 72 MHz Cortex-M3, enhanced peripherals (USB, CAN, higher ADC resolution) | Higher performance and richer peripheral set; not drop-in due to different clock tree and register mapping | Chosen when USB connectivity, CAN bus, or faster processing (e.g., PID loop at >10 kHz) is required. |
Compared with STM32F072RBT6, STM32F100RCT6BTR delivers higher analog integration and external memory capability at lower clock speed; versus STM32F103RCT6, it trades performance and USB/CAN for lower cost and optimized low-power operation in resource-constrained industrial nodes.
Availability
STM32F100RCT6BTR is available at Aetrix Electronics and suitable for industrial HMI panels, brushless DC motor monitors, and smart energy meter sensor nodes requiring stable component supply across extended product lifecycles.
Supply support for STM32F100RCT6BTR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, sensors, and automotive semiconductors.
This part belongs to the STM32F100 Value Line, engineered for cost-optimized, low-power embedded control in industrial automation, consumer appliances, and metering-emphasizing analog integration, memory flexibility, and robust real-time operation.
FAQ
What is the maximum operating frequency and associated power consumption in Run mode?
The STM32F100RCT6BTR operates at up to 24 MHz. At 24 MHz with all peripherals active and code running from Flash, typical current consumption is 12.5 mA (VDD = 3.3 V, TA = 25°C), per Section 5.3.5 of DS5944 Rev 11. This reflects its value-line optimization for balanced performance and efficiency in battery- or energy-harvesting–constrained designs.
Does this MCU support external memory expansion, and what types are compatible?
Yes, it integrates a Flexible Static Memory Controller (FSMC) with four chip selects supporting asynchronous and synchronous SRAM, PSRAM, and NOR flash devices. Supported configurations include non-multiplexed and multiplexed address/data buses, with timing parameters defined in Tables 30–37 of the datasheet for reliable interface design.
How many analog-to-digital converter channels are available, and what is their effective resolution?
The device features one 12-bit ADC with up to 16 external input channels. Under typical conditions (fADC = 12 MHz, VDDA = 3.3 V), integral nonlinearity is ±1.5 LSB and differential nonlinearity is ±0.8 LSB, yielding effective resolution of ~11.3 bits per Table 54 in DS5944 Rev 11.
Is the LQFP100 package pin-compatible with other STM32F100 variants, and what are the key layout considerations?
Yes-STM32F100RCT6BTR shares the same LQFP100 mechanical footprint and pinout with other STM32F100x devices in the R variant (e.g., STM32F100RBT6). Critical layout requirements include separate analog/digital ground planes, dedicated VDDA/VSSA decoupling near pins 17/18, and strict adherence to trace length matching for crystal oscillator connections (4–24 MHz) as specified in Section 6.2.
STM32F100RCT6BTR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 64-LQFP
- Series:
- STM32F1
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M3
- Core Size:
- 32-Bit Single-Core
- Speed:
- 24MHz
- Connectivity:
- I2C, IrDA, LINbus, SPI, UART/USART
- Peripherals:
- DMA, PDR, POR, PVD, PWM, Temp Sensor, WDT
- Number of I/O:
- 51
- Program Memory Size:
- 256KB (256K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 24K x 8
- Voltage - Supply (Vcc/Vdd):
- 2V ~ 3.6V
- Data Converters:
- A/D 16x12b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32F100RCT6BTR FAQ
1.How can I place an order for STM32F100RCT6BTR through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32F100RCT6BTR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32F100RCT6BTR reliable?
The price and inventory of STM32F100RCT6BTR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32F100RCT6BTR is usually 5 days.
3.What payment methods are accepted for STM32F100RCT6BTR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32F100RCT6BTR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32F100RCT6BTR?
STM32F100RCT6BTR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32F100RCT6BTR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32F100RCT6BTR?
For technical support, including STM32F100RCT6BTR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32F100RCT6BTR requirements.
6.How does Aetrix verify that STM32F100RCT6BTR is sourced from the original manufacturer or authorized distributors?
All STM32F100RCT6BTR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32F100RCT6BTR meets industry standards.
7.What is the process for return or replacement of STM32F100RCT6BTR?
All STM32F100RCT6BTR units undergo pre-shipment inspection (PSI). If there is an issue with STM32F100RCT6BTR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32F100RCT6BTR part is unused and in its original packaging.
Return procedure for STM32F100RCT6BTR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32F100RCT6BTR Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

