STMicroelectronics STM32F100VBT6BTR
- Part No.:
- STM32F100VBT6BTR
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
STM32F100VBT6BTR.pdf
- Description:
- IC MCU 32BIT 128KB FLASH 100LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:1,777
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32F100VBT6BTR from STMicroelectronics is a low- to medium-density value-line ARM® Cortex®-M3 microcontroller featuring 128 KB Flash, 8 KB SRAM, 24 MHz max CPU frequency, 12-bit ADC with 16 channels, and dual 12-bit DACs. It integrates 12 timers (including advanced-control timer with dead-time generation), 8 communication interfaces (3 USARTs, 2 SPIs, 2 I²Cs, CEC), and operates across 2.0–3.6 V supply range for industrial sensor nodes and motor control edge devices.
For engineers reviewing the STM32F100VBT6BTR datasheet, STM32F100VBT6BTR pinout, STM32F100VBT6BTR application, or STM32F100VBT6BTR equivalent, key selection criteria include Flash/SRAM size, 100-pin LQFP package compatibility, real-time peripheral count (e.g., 3x USART, 2x DAC), and support for 5 V-tolerant I/Os in cost-sensitive embedded designs.
Technical Context
The STM32F100VBT6BTR implements an ARM Cortex-M3 core with single-cycle multiplication and hardware division, delivering 1.25 DMIPS/MHz performance at up to 24 MHz. Its clock system includes a 4–24 MHz external crystal oscillator, factory-trimmed 8 MHz RC, 40 kHz RC, PLL for CPU clock scaling, and dedicated 32 kHz RTC oscillator with calibration.
Peripheral architecture features a 7-channel DMA controller servicing timers, ADC, SPI, I²C, USART, and DAC; nested vectored interrupt controller (NVIC) supporting up to 68 interrupts; and memory-mapped peripherals including CRC calculation unit and 96-bit unique ID. All 80 I/Os are 5 V-tolerant and mappable to 16 external interrupt vectors.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM Cortex-M3, 24 MHz max frequency, 1.25 DMIPS/MHz - enables deterministic real-time control in resource-constrained systems. |
| Flash Memory | 128 KB - sufficient for complex firmware with bootloader, communication stacks, and control algorithms. |
| SRAM | 8 KB - supports multi-tasking RTOS operation and buffer-intensive protocols like LIN or IrDA. |
| ADC | 1 × 12-bit, 1.2 µs conversion time, 16-channel input - suitable for simultaneous analog sensing of voltage, current, and temperature. |
| DAC | 2 × 12-bit - enables precise analog waveform generation or reference voltage control for sensor excitation or actuator biasing. |
| Timers | 12 total: 3x general-purpose 16-bit (4 IC/OC/PWM), 1x advanced-control 16-bit (6 PWM + dead-time), 2x basic 16-bit for DAC triggering - meets motor FOC and power supply regulation timing requirements. |
| Communication Interfaces | 3 USARTs (LIN/IrDA/modem), 2 SPIs (12 Mbit/s), 2 I²Cs (SMBus/PMBus), 1 CEC - supports mixed-protocol industrial HMI and appliance control. |
| I/O Count & Tolerance | 80 pins, all 5 V-tolerant - simplifies interface with legacy 5 V logic and sensors without level-shifting. |
Pinout & Package
LQFP100 package: 14 × 14 mm, 0.5 mm pitch, 100-pin low-profile quad flat package with exposed thermal pad (ECOPACK® compliant). Pinout validated per STMicroelectronics DocID16455 Rev 9 Figure 3.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VSS | Power supply and ground | Separate analog/digital domains ensure noise isolation for ADC/DAC accuracy; decoupling required per datasheet layout guidelines. |
| PA0–PA15, PB0–PB15, PC0–PC15, PD0–PD15, PE0–PE15 | General-purpose I/O | All 80 pins support alternate functions (timers, USART, SPI, I²C), interrupt mapping, and 5 V tolerance - enables flexible board routing and peripheral remapping. |
| OSC_IN / OSC_OUT | External crystal oscillator input/output | Supports 4–24 MHz crystals for precise system clock; internal trimming allows ±1% frequency stability over temperature. |
| NRST | Active-low reset input | Asynchronous reset with Schmitt trigger; compatible with push-button or supervisor IC assertion; minimum pulse width 20 ns. |
| BOOT0 | Boot mode selection | High at power-up selects system memory boot (for ISP); low selects user Flash - critical for field firmware updates. |
| VREF+ | Analog reference voltage input | Optional external reference for ADC/DAC; internal 1.2 V reference available when unconnected - improves measurement repeatability vs. VDD variation. |
Key Features
| Feature | Design Value |
|---|---|
| Low-power modes (Sleep/Stop/Standby) | Enables sub-µA standby current with RTC and backup registers active - extends battery life in portable instrumentation. |
| Serial wire debug (SWD) | 2-pin debug interface replaces JTAG footprint - reduces PCB area and test point count while maintaining full trace and breakpoint capability. |
| Temperature sensor | Integrated calibrated sensor with ±1.5°C accuracy - eliminates external thermistor for ambient monitoring in HVAC or power supply thermal management. |
| Programmable voltage detector (PVD) | Configurable threshold (2.2–2.9 V) triggers interrupt or reset on brown-out - prevents erratic behavior during unstable power conditions. |
| CRC calculation unit | Hardware-accelerated CRC-32 engine - offloads checksum computation from CPU for firmware integrity checks and communication frame validation. |
Applications
| Industrial Sensor Node | Motor Control Interface |
|---|---|
Use Scenario: Compact environmental monitoring unit measuring temperature, humidity, and air quality using analog and digital sensors. IC Role / Device Role / Timing Role: Central MCU executing sensor fusion algorithm, managing UART-based data logging, and driving local LCD via GPIO. Use Value: Dual DACs generate precision bias voltages for electrochemical sensors; 12-bit ADC resolves sub-0.1% sensor output changes; 80 I/Os accommodate multiple sensor interfaces without expansion logic. | Use Scenario: BLDC motor driver board with Hall-effect feedback, current sensing, and speed control via PWM. IC Role / Device Role / Timing Role: Real-time motion controller generating synchronized 6-channel PWM with programmable dead-time to prevent shoot-through in 3-phase inverter stage. Use Value: Advanced-control timer delivers <10 ns dead-time resolution; 3x USART supports LIN bus diagnostics and host configuration; 5 V-tolerant I/Os interface directly with Hall sensors and gate drivers. |
| Smart Appliance UI | Energy Metering Module |
Use Scenario: Microwave oven control panel with touch keys, LED display, buzzer, and safety interlock monitoring. IC Role / Device Role / Timing Role: System-on-chip handling button debouncing, LED dimming via PWM, audio tone generation, and door switch supervision. Use Value: 12 timers enable concurrent PWM dimming (LED), tone synthesis (buzzer), and watchdog supervision; CEC interface allows HDMI-CEC remote control integration. | Use Scenario: DIN-rail mounted electricity meter with voltage/current sampling, kWh calculation, and RS-485 communication. IC Role / Device Role / Timing Role: Data acquisition controller performing synchronous ADC sampling, real-time energy computation, and isolated RS-485 transmission via USART. Use Value: 16-channel ADC supports simultaneous voltage/current transformer inputs; RTC maintains accurate time-stamped billing data; CRC unit validates flash-resident tariff tables. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32F072RBT6 | ARM Cortex-M0 core, 48 MHz, 128 KB Flash, 16 KB SRAM, no DAC, 1x 12-bit ADC (16 ch) | Lacks dual DAC and advanced timer dead-time control; higher CPU clock but lower peripheral integration | Select for cost-sensitive applications requiring only basic analog I/O and no motor control PWM complexity. |
| STM32F103VBT6 | Same LQFP100 package, Cortex-M3, 72 MHz, 128 KB Flash, 20 KB SRAM, 2x DAC, 2x 12-bit ADC (16 ch each) | Higher performance, larger SRAM, additional ADC - requires more power and thermal margin | Choose when 72 MHz execution speed, dual ADC banks, or extended RAM for protocol stacks are mandatory. |
Compared with STM32F100VBT6BTR, STM32F072RBT6 trades DAC and advanced timers for lower cost and power, while STM32F103VBT6 upgrades clock speed and memory at the expense of higher active current - making the F100 optimal for balanced 24 MHz real-time control with analog precision.
Availability
STM32F100VBT6BTR is available at Aetrix Electronics and suitable for industrial sensor nodes, motor control interfaces, smart appliance UIs, and energy metering modules requiring stable component supply and long-term production continuity.
Supply support for STM32F100VBT6BTR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, specializing in microcontrollers, power management, sensors, and automotive ICs with broad industrial and consumer reach.
The STM32F100 value line targets cost-optimized, low-power embedded applications where Flash density, analog integration, and 5 V-tolerant I/Os outweigh raw processing speed - ideal for white goods, building automation, and portable instrumentation.
FAQ
What is the maximum operating frequency and core type of the STM32F100VBT6BTR?
The STM32F100VBT6BTR uses an ARM Cortex-M3 core with a maximum operating frequency of 24 MHz, delivering 1.25 DMIPS/MHz performance. It includes single-cycle multiplication and hardware division units, enabling efficient real-time signal processing and control loop execution without floating-point coprocessor dependency.
Does the STM32F100VBT6BTR support 5 V-tolerant I/Os, and how many pins are available?
Yes, all 80 I/O pins on the STM32F100VBT6BTR are 5 V-tolerant, verified per STMicroelectronics electrical characteristics Table 34. This eliminates external level shifters when interfacing with 5 V sensors, actuators, or legacy logic, and applies to all GPIO ports (PA–PE) regardless of configured alternate function.
What analog peripherals are integrated, and what are their key specifications?
The device integrates one 12-bit ADC with 16 input channels and 1.2 µs conversion time, plus two independent 12-bit DACs. The ADC supports 0–3.6 V input range and includes an integrated temperature sensor with ±1.5°C accuracy. DAC outputs are rail-to-rail and support buffered/unbuffered modes per datasheet Section 2.2.23.
Which debug interface does the STM32F100VBT6BTR use, and what are its physical requirements?
The STM32F100VBT6BTR supports Serial Wire Debug (SWD) using SWDIO and SWCLK pins (PA13/PA14), requiring only two signals versus five for JTAG. SWD provides full debug functionality including breakpoints, watchpoints, and memory access. No external pull-ups are needed; internal weak pull-downs on SWDIO ensure safe reset state.
STM32F100VBT6BTR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 100-LQFP
- Series:
- STM32F1
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M3
- Core Size:
- 32-Bit Single-Core
- Speed:
- 24MHz
- Connectivity:
- I2C, IrDA, LINbus, SPI, UART/USART
- Peripherals:
- DMA, PDR, POR, PVD, PWM, Temp Sensor, WDT
- Number of I/O:
- 80
- Program Memory Size:
- 128KB (128K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 8K x 8
- Voltage - Supply (Vcc/Vdd):
- 2V ~ 3.6V
- Data Converters:
- A/D 16x12b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32F100VBT6BTR FAQ
1.How can I place an order for STM32F100VBT6BTR through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32F100VBT6BTR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32F100VBT6BTR reliable?
The price and inventory of STM32F100VBT6BTR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32F100VBT6BTR is usually 5 days.
3.What payment methods are accepted for STM32F100VBT6BTR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32F100VBT6BTR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32F100VBT6BTR?
STM32F100VBT6BTR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32F100VBT6BTR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32F100VBT6BTR?
For technical support, including STM32F100VBT6BTR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32F100VBT6BTR requirements.
6.How does Aetrix verify that STM32F100VBT6BTR is sourced from the original manufacturer or authorized distributors?
All STM32F100VBT6BTR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32F100VBT6BTR meets industry standards.
7.What is the process for return or replacement of STM32F100VBT6BTR?
All STM32F100VBT6BTR units undergo pre-shipment inspection (PSI). If there is an issue with STM32F100VBT6BTR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32F100VBT6BTR part is unused and in its original packaging.
Return procedure for STM32F100VBT6BTR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32F100VBT6BTR Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

