STMicroelectronics STM32F100VDT6BTR
- Part No.:
- STM32F100VDT6BTR
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
STM32F100VDT6BTR.pdf
- Description:
- IC MCU 32BIT 384KB FLASH 100LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:1,990
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32F100VDT6BTR from STMicroelectronics is a high-density value-line Arm® Cortex®-M3 MCU in LQFP100 package, featuring 384 KB Flash, 32 KB SRAM, 24 MHz max CPU frequency, dual 12-bit DACs, and 16-channel 12-bit ADC with temperature sensor-designed for cost-sensitive industrial control and motor drive applications requiring integrated analog I/O and real-time timing.
For engineers reviewing the STM32F100VDT6BTR datasheet, STM32F100VDT6BTR pinout, STM32F100VDT6BTR application, or STM32F100VDT6BTR equivalent, key selection considerations include Flash/SRAM capacity matching, LQFP100 pin compatibility, 24 MHz clock operation, DAC/ADC channel count, and support for FSMC-based external memory expansion.
Technical Context
The device implements an Arm Cortex-M3 core with single-cycle multiply and hardware divide, executing at up to 24 MHz (1.25 DMIPS/MHz), and integrates a flexible static memory controller (FSMC) supporting SRAM, PSRAM, and NOR with four chip selects and parallel LCD interface (8080/6800 modes). Its clock system includes dual oscillators (4–24 MHz HSE and 32 kHz LSE), PLL for CPU clock generation, and factory-trimmed 8 MHz HSI RC source.
Power management supports Sleep, Stop, and Standby modes with VBAT backup for RTC and registers; debug is provided via Serial Wire Debug (SWD) and JTAG. DMA handles 12 channels across timers, ADC, SPI, I²C, USART, and DAC peripherals-enabling efficient peripheral-to-memory data movement without CPU intervention.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M3, 24 MHz max frequency - enables deterministic real-time execution for motor control loops and sensor fusion. |
| Flash Memory | 384 KB - sufficient for complex firmware with bootloader, communication stacks, and safety monitoring code. |
| SRAM | 32 KB - supports multiple buffers for UART/I²C/SPI comms, ADC sampling arrays, and RTOS task stacks. |
| ADC | 1 × 12-bit, 1.2 µs conversion, 16 channels - allows simultaneous sampling of motor phase currents, voltage rails, and temperature sensors. |
| DAC | 2 × 12-bit - provides precise analog reference outputs for biasing, calibration signals, or closed-loop feedback injection. |
| Timers | Up to 16 timers including 7 × 16-bit general-purpose, 1 × advanced-control (6-channel PWM + dead-time), and SysTick - meets servo drive PWM resolution and timing accuracy requirements. |
| Communication Interfaces | Up to 3 USARTs (LIN/IrDA), 2 I²C, 3 SPI, CEC - supports multi-protocol fieldbus connectivity and human interface subsystems. |
Pinout & Package
LQFP100 package (14 × 14 mm, 0.5 mm pitch), RoHS-compliant, rated for industrial temperature range (–40°C to +85°C).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VSS | Power supply and ground | Core and I/O domain supply pins; require local decoupling (100 nF + 4.7 µF) per VDD pair near package corner. |
| PA0–PA15, PB0–PB15, etc. | General-purpose I/O | 112 total I/Os (80 usable in LQFP100), all 5 V-tolerant, mappable to 16 EXTI lines - simplifies board-level signal routing and interrupt-driven sensing. |
| OSC_IN / OSC_OUT | External crystal oscillator input/output | Supports 4–24 MHz quartz crystal for precise system clock; internal trimming enables ±1% frequency stability over temperature. |
| NRST | Active-low reset | Asynchronous reset input with internal pull-up; accepts external push-button or supervisor IC assertion for reliable power-on initialization. |
| BOOT0 | Boot mode selection | High at reset forces boot from system memory (for DFU); low boots from user Flash - enables field firmware updates without debugger. |
Key Features
| Feature | Design Value |
|---|---|
| Flexible Static Memory Controller (FSMC) | 4 chip selects, supports SRAM/PSRAM/NOR with programmable timing - enables direct connection to external display controllers or data loggers without FPGA glue logic. |
| LCD Parallel Interface | 8080/6800 mode support - drives monochrome or segment-based displays directly, reducing BOM cost vs. dedicated display driver ICs. |
| Temperature Sensor | Integrated calibrated sensor with ADC channel - provides on-die thermal monitoring for overtemperature shutdown in motor drivers or power supplies. |
| Programmable Voltage Detector (PVD) | Configurable trip points (2.2–2.9 V) - triggers interrupt or reset on brown-out, enabling graceful firmware response before supply collapse. |
| CRC Calculation Unit | Hardware-accelerated CRC-32 - validates firmware integrity during boot or OTA update, meeting IEC 61508 SIL-2 functional safety requirements. |
Applications
| Industrial Motor Control | Smart Energy Metering |
|---|---|
|
Use Scenario: BLDC motor commutation with current sensing, speed regulation, and fault protection in HVAC blowers or pump drives. IC Role / Device Role / Timing Role: Main controller executing FOC algorithm, generating 6-channel complementary PWM with dead-time, sampling ADC at 1 µs intervals, and managing CAN/UART comms. Use Value: Integrated dual DACs provide reference voltages for current-sense amplifiers; 384 KB Flash accommodates motor profile tables and safety diagnostics. |
Use Scenario: Three-phase electricity meter with pulse output, tamper detection, and RS-485 communication to utility backend. IC Role / Device Role / Timing Role: System-on-chip handling metrology ADC sampling, energy calculation, RTC timestamping, and secure firmware updates via UART. Use Value: Temperature sensor compensates metrology ADC drift; 32 KB SRAM stores rolling 15-minute consumption history; RTC with VBAT retains time during mains outage. |
| Human-Machine Interface (HMI) | Factory Automation I/O Module |
|
Use Scenario: Touch-enabled panel with character LCD, LED indicators, and button inputs for machine status display and manual override. IC Role / Device Role / Timing Role: Display controller interfacing via 8080-mode parallel bus, managing GPIO matrix scan, debouncing, and backlight PWM dimming. Use Value: LCD interface eliminates external display driver; 112 I/Os support full keypad + LED array; FSMC enables future upgrade to graphical TFT. |
Use Scenario: DIN-rail mounted remote I/O node collecting digital inputs, driving relay outputs, and reporting status over Modbus RTU. IC Role / Device Role / Timing Role: Protocol gateway translating Modbus commands to GPIO state changes, with watchdog supervision and EEPROM-backed configuration storage. Use Value: Dual 12-bit DACs generate analog setpoints for process controllers; 3 USARTs support primary/backup/programming ports; 5 V-tolerant I/Os simplify level-shifting design. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32F103VCT6 | Higher Flash (256 KB → 256 KB same), but 72 MHz CPU, no FSMC, no LCD interface - lacks external memory expansion capability. | Targeted at higher-performance control where external memory isn't needed; not suitable for display-integrated HMI designs. | Select only if 72 MHz timing margin is critical and FSMC/LCD features are unused - requires PCB redesign due to different pinout and power sequencing. |
| STM32F072VBT6 | Cortex-M0 core, 48 MHz, 128 KB Flash, 16 KB SRAM, no DAC, no FSMC - lower cost but reduced analog integration and memory bandwidth. | Better suited for simple I/O concentrators or sensor nodes without display or high-resolution analog generation. | Choose when BOM cost is primary constraint and dual DAC, 384 KB Flash, or FSMC are unnecessary - verify ADC channel count and timer dead-time support match requirements. |
Compared with STM32F103VCT6, the STM32F100VDT6BTR trades CPU speed for enhanced analog integration and external memory support; versus STM32F072VBT6, it delivers significantly more Flash, dual DACs, and FSMC-making it optimal for display-rich, memory-extensible industrial edge devices.
Availability
STM32F100VDT6BTR is available at Aetrix Electronics and suitable for industrial motor control, smart metering, HMI panels, and factory I/O modules requiring stable component supply, long-term lifecycle assurance, and industrial-grade temperature tolerance.
Supply support for STM32F100VDT6BTR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, specializing in microcontrollers, power management, sensors, and automotive ICs with strong industrial and embedded systems focus.
This part belongs to the STM32F100 Value Line-a cost-optimized Cortex-M3 series targeting resource-constrained industrial applications where Flash density, analog integration, and external memory expansion outweigh raw CPU speed.
FAQ
What is the maximum operating frequency of the STM32F100VDT6BTR?
The STM32F100VDT6BTR operates at a maximum CPU frequency of 24 MHz, achieved via its internal PLL driven by the 4–24 MHz HSE crystal or 8 MHz HSI RC oscillator. This frequency is fixed by the value-line architecture and cannot be overclocked; all peripherals-including timers, ADC, and communication interfaces-are clocked synchronously from this source.
Does the STM32F100VDT6BTR support external memory expansion?
Yes, it integrates a Flexible Static Memory Controller (FSMC) with four independent chip selects, supporting asynchronous and synchronous SRAM, PSRAM, and NOR flash memory in non-multiplexed or multiplexed configurations. The LQFP100 package exposes all required address/data/control signals (e.g., NE1–NE4, A0–A25, D0–D15, NOE, NWE) for direct connection without glue logic.
How many analog-to-digital converter (ADC) channels does it have, and what is their resolution?
The device includes one 12-bit ADC with up to 16 external input channels and a built-in temperature sensor. Conversion time is 1.2 µs per sample, with input voltage range of 0 to 3.6 V. It supports regular and injected conversion modes, DMA-triggered sequences, and analog watchdog functionality for threshold monitoring.
Is the STM32F100VDT6BTR pin-compatible with other STM32F100 variants?
It is pin-compatible within the LQFP100 package family (e.g., STM32F100RCT6, STM32F100VCT6), sharing identical mechanical footprint and signal mapping. However, feature differences-such as Flash size (256 KB vs. 384 KB), SRAM (24 KB vs. 32 KB), and peripheral enablement-require firmware validation; memory-mapped registers remain consistent across the series.
STM32F100VDT6BTR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 100-LQFP
- Series:
- STM32F1
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M3
- Core Size:
- 32-Bit Single-Core
- Speed:
- 24MHz
- Connectivity:
- I2C, IrDA, LINbus, SPI, UART/USART
- Peripherals:
- DMA, PDR, POR, PVD, PWM, Temp Sensor, WDT
- Number of I/O:
- 80
- Program Memory Size:
- 384KB (384K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 32K x 8
- Voltage - Supply (Vcc/Vdd):
- 2V ~ 3.6V
- Data Converters:
- A/D 16x12b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32F100VDT6BTR FAQ
1.How can I place an order for STM32F100VDT6BTR through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32F100VDT6BTR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32F100VDT6BTR reliable?
The price and inventory of STM32F100VDT6BTR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32F100VDT6BTR is usually 5 days.
3.What payment methods are accepted for STM32F100VDT6BTR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32F100VDT6BTR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32F100VDT6BTR?
STM32F100VDT6BTR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32F100VDT6BTR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32F100VDT6BTR?
For technical support, including STM32F100VDT6BTR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32F100VDT6BTR requirements.
6.How does Aetrix verify that STM32F100VDT6BTR is sourced from the original manufacturer or authorized distributors?
All STM32F100VDT6BTR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32F100VDT6BTR meets industry standards.
7.What is the process for return or replacement of STM32F100VDT6BTR?
All STM32F100VDT6BTR units undergo pre-shipment inspection (PSI). If there is an issue with STM32F100VDT6BTR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32F100VDT6BTR part is unused and in its original packaging.
Return procedure for STM32F100VDT6BTR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32F100VDT6BTR Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

