STMicroelectronics STM32F103ZDT6
- Part No.:
- STM32F103ZDT6
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 144-LQFP
- Datasheet:
-
STM32F103ZDT6.pdf
- Description:
- IC MCU 32BIT 384KB FLASH 144LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:177
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32F103ZDT6 from STMicroelectronics is a high-density performance-line Arm® Cortex®-M3 microcontroller featuring 72 MHz operation, 384 KB Flash, 64 KB SRAM, USB 2.0 full-speed interface, CAN 2.0B controller, and triple 12-bit ADCs with 21 channels - deployed in industrial motor control systems requiring real-time PWM generation, analog sensing, and fieldbus connectivity.
For engineers reviewing the STM32F103ZDT6 datasheet, STM32F103ZDT6 pinout, STM32F103ZDT6 application, or STM32F103ZDT6 equivalent, key selection criteria include LQFP144 package compatibility, 3.3 V I/O tolerance, integrated FSMC for external memory expansion, and dual DAC support for analog waveform generation in closed-loop control designs.
Technical Context
The device implements a nested vectored interrupt controller (NVIC) supporting up to 112 GPIOs mapped across 16 external interrupt vectors, enabling deterministic response to motor encoder pulses, CAN message reception, and ADC conversion complete events. Its flexible static memory controller (FSMC) provides dedicated timing registers for asynchronous/synchronous NOR/PSRAM/NAND interfaces with configurable wait states and burst modes.
Clock architecture integrates dual PLL paths: one for CPU/system clocks (up to 72 MHz), another for USB (48 MHz), both fed by selectable sources - 4–16 MHz HSE crystal, 8 MHz factory-trimmed HSI, or 32 kHz LSE for RTC - with programmable voltage detector (PVD) monitoring supply integrity during low-power transitions.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | Arm Cortex-M3 @ 72 MHz; delivers 1.25 DMIPS/MHz for deterministic real-time task scheduling in motion control firmware. |
| Flash / SRAM | 384 KB Flash / 64 KB SRAM; sufficient for bootloader + dual-application firmware with safety partitioning and runtime parameter storage. |
| ADC | 3 × 12-bit, 1 µs converters with triple-sample-and-hold; supports simultaneous sampling of phase currents and DC bus voltage in 3-phase inverters. |
| Timers | Up to 11 timers including 4 × 16-bit general-purpose (IC/OC/PWM), 2 × motor-control PWM with dead-time insertion, and 2 watchdogs - enables precise gate drive timing and fault recovery. |
| Communication | USB 2.0 FS + CAN 2.0B + 5 × USART + 3 × SPI + 2 × I²C; satisfies industrial gateway requirements for host PC communication, fieldbus interoperability, and sensor/actuator bridging. |
| Package | LQFP144 (20 × 20 mm); provides 112 user I/O pins with 5 V-tolerant capability on selected ports for direct interfacing with legacy 5 V logic and optocouplers. |
| Supply Range | 2.0–3.6 V; compatible with standard 3.3 V LDOs and battery-backed VBAT rail for RTC/backup registers during main power loss. |
Pinout & Package
LQFP144 package (20 × 20 mm, 0.5 mm pitch) with exposed thermal pad; 144-pin quad flat configuration optimized for industrial PCB assembly and thermal dissipation under continuous 72 MHz operation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD/VSS | Power supply / Ground | Dedicated analog/digital power domains with separate decoupling requirements per datasheet Section 5.3.6. |
| PA0–PA15, PB0–PB15, etc. | General-purpose I/O | 112 total GPIOs; most support external interrupts, alternate functions (timers, ADC, USART), and 5 V-tolerant input (except ADC/DAC pins). |
| PA11/PA12 | USB D+/D− | Differential full-speed USB 2.0 interface; requires 1.5 kΩ pull-up on D+ for enumeration and internal transceivers eliminating external PHY. |
| PB8/PB9 | CAN RX/TX | Direct connection to external CAN transceiver; supports bit rates up to 1 Mbit/s with programmable sample point and synchronization jump width. |
| PC0–PC5 | ADC1_IN0–ADC1_IN5 | Analog inputs for first 6 channels of 12-bit ADC1; share pins with GPIO and require external anti-aliasing filtering per 106 kHz Nyquist limit. |
| PD0/PD1 | FSMC_D0/FSMC_D1 | Data bus lines for FSMC interface; used in 8-/16-bit parallel mode to connect NOR flash or PSRAM for firmware over-the-air updates. |
Key Features
| Feature | Design Value |
|---|---|
| Embedded Trace Macrocell™ (ETM) | Enables non-intrusive instruction trace via SWD port for real-time debugging of motor control algorithms without halting execution. |
| Flexible Static Memory Controller (FSMC) | Supports CompactFlash, NOR, PSRAM, NAND, and SRAM with independent timing registers per chip select - eliminates need for external glue logic in HMI or data logger designs. |
| Temperature Sensor | Integrated die temperature sensor calibrated against VREFINT; provides ±1.5°C accuracy for thermal derating of IGBT gate drivers in variable-frequency drives. |
| Serial Wire Debug (SWD) | 2-pin debug interface replacing JTAG; reduces PCB footprint and simplifies production programming while maintaining full Cortex-M3 register access and flash erase/write capability. |
| Programmable Voltage Detector (PVD) | Configurable trip points (2.2–2.9 V) monitor VDD during brown-out conditions; triggers interrupt or reset to safeguard PWM output state before undervoltage lockout. |
Applications
| Industrial Motor Control | Smart Energy Gateway |
|---|---|
Use Scenario: 3-phase PMSM servo drive with field-oriented control (FOC), current sensing, and position feedback via quadrature encoder. IC Role / Device Role / Timing Role: Main system controller executing FOC loop at 10–20 kHz, managing six-channel complementary PWM with dead-time, sampling three shunt resistors via ADC, and communicating status via CAN. Use Value: Integrated motor-control timers with emergency stop input and hardware dead-time insertion reduce external component count and ensure safe gate driver sequencing during fault events. | Use Scenario: DIN-rail mounted energy meter aggregating data from Modbus RTU sensors, storing logs in external NOR flash, and reporting via USB or RS-485. IC Role / Device Role / Timing Role: Central data concentrator handling multiple serial protocols, managing filesystem on external memory, and maintaining accurate time via RTC with VBAT backup. Use Value: FSMC interface enables direct 16-bit parallel access to 4 MB NOR flash for fast firmware updates and secure log storage without DMA bottlenecks. |
| Medical Infusion Pump | Automotive Body Control Module |
Use Scenario: Battery-powered infusion pump requiring precise flow rate control, pressure sensing, alarm generation, and USB-based calibration. IC Role / Device Role / Timing Role: Safety-critical controller running dual-core lockstep verification (via software), driving stepper motor via PWM, reading analog pressure sensor, and enumerating as CDC device on USB host. Use Value: Dual 12-bit DAC outputs generate smooth reference voltages for analog front-end conditioning, reducing external DAC ICs and improving signal chain monotonicity. | Use Scenario: In-vehicle lighting and window control module interfacing with LIN slaves, reading door switch inputs, and driving MOSFET loads via PWM dimming. IC Role / Device Role / Timing Role: Body domain controller implementing LIN physical layer via USART with auto-baud detection, managing 16-channel GPIO for load switching, and generating 100 Hz–20 kHz PWM for LED brightness control. Use Value: 5 V-tolerant GPIOs directly interface with automotive 12 V switched inputs using simple resistor dividers, eliminating level-shifter ICs and reducing BOM cost. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32F103VET6 | LQFP100 package (100 pins), 512 KB Flash, same peripherals and clock specs. | Fewer GPIOs (80 vs. 112) and no FSMC D16/D17 pins; insufficient for 16-bit external memory interfaces. | Select when board space is constrained and external memory expansion is unnecessary. |
| STM32F407VGT6 | Cortex-M4 core @ 168 MHz, FPU, 1 MB Flash, 192 KB SRAM, enhanced DSP instructions. | Higher power consumption and cost; overqualified for basic motor control but required for floating-point FFT-based vibration analysis. | Select only if application demands hardware floating-point math or >100 MHz real-time processing headroom. |
Compared with STM32F103VET6, the ZDT6 offers 32 additional I/Os and full FSMC bus width for external memory - critical for data logging or GUI frame buffers; versus STM32F407VGT6, it trades raw compute for lower cost, proven qualification, and simpler toolchain support in cost-sensitive industrial deployments.
Availability
STM32F103ZDT6 is available at Aetrix Electronics and suitable for industrial motor control, smart energy gateways, medical infusion pumps, and automotive body control modules requiring stable component supply across multi-year production cycles.
Supply support for STM32F103ZDT6 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, sensors, and analog devices for industrial, automotive, and consumer markets.
The STM32F103 performance line targets cost-sensitive, high-reliability embedded applications demanding rich peripheral integration, deterministic real-time response, and long-term product longevity - especially where USB/CAN coexistence and analog-intensive control are essential.
FAQ
What is the maximum operating frequency and associated power supply requirement for STM32F103ZDT6?
The STM32F103ZDT6 operates at a maximum CPU frequency of 72 MHz, requiring a 2.0–3.6 V VDD supply. At 72 MHz with all peripherals active, typical current consumption is 36 mA in Run mode (code from Flash), and the device mandates proper decoupling: 100 nF ceramic capacitors near each VDD pin plus bulk capacitance per datasheet Section 5.3.6.
Does STM32F103ZDT6 support hardware crypto acceleration or secure boot features?
No, the STM32F103ZDT6 does not include hardware cryptographic accelerators (AES, SHA, PKA) or secure boot ROM. It relies on software-based encryption libraries and external secure elements for advanced security; its TRNG and unique 96-bit ID support basic key derivation but lack tamper detection or secure firmware validation capabilities found in STM32L4 or STM32H7 series.
Can STM32F103ZDT6 directly drive a standard USB 2.0 full-speed device without an external transceiver?
Yes, the STM32F103ZDT6 integrates a full-speed USB 2.0 transceiver with internal pull-up resistors and differential drivers. PA11 (D−) and PA12 (D+) connect directly to the USB connector; only ESD protection diodes and a 1.5 kΩ pull-up on PA12 are required for compliance - no external PHY or transceiver IC is needed.
What is the pin compatibility status between STM32F103ZDT6 and other members of the STM32F103xD family?
The STM32F103ZDT6 is pin-compatible with all LQFP144-packaged STM32F103xD variants (e.g., STM32F103ZET6), sharing identical mechanical footprint and electrical pin mapping. Differences are limited to Flash size (384 KB vs. 512 KB) and minor feature enablement - allowing drop-in replacement in existing designs with firmware revalidation only.
STM32F103ZDT6 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 144-LQFP
- Series:
- STM32F1
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M3
- Core Size:
- 32-Bit Single-Core
- Speed:
- 72MHz
- Connectivity:
- CANbus, I2C, IrDA, LINbus, SPI, UART/USART, USB
- Peripherals:
- DMA, Motor Control PWM, PDR, POR, PVD, PWM, Temp Sensor, WDT
- Number of I/O:
- 112
- Program Memory Size:
- 384KB (384K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 64K x 8
- Voltage - Supply (Vcc/Vdd):
- 2V ~ 3.6V
- Data Converters:
- A/D 21x12b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32F103ZDT6 FAQ
1.How can I place an order for STM32F103ZDT6 through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32F103ZDT6 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32F103ZDT6 reliable?
The price and inventory of STM32F103ZDT6 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32F103ZDT6 is usually 5 days.
3.What payment methods are accepted for STM32F103ZDT6?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32F103ZDT6 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32F103ZDT6?
STM32F103ZDT6 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32F103ZDT6 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32F103ZDT6?
For technical support, including STM32F103ZDT6 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32F103ZDT6 requirements.
6.How does Aetrix verify that STM32F103ZDT6 is sourced from the original manufacturer or authorized distributors?
All STM32F103ZDT6 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32F103ZDT6 meets industry standards.
7.What is the process for return or replacement of STM32F103ZDT6?
All STM32F103ZDT6 units undergo pre-shipment inspection (PSI). If there is an issue with STM32F103ZDT6, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32F103ZDT6 part is unused and in its original packaging.
Return procedure for STM32F103ZDT6:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32F103ZDT6 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

