STMicroelectronics STM32F105R8T6
- Part No.:
- STM32F105R8T6
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 64-LQFP
- Datasheet:
-
STM32F105R8T6.pdf
- Description:
- IC MCU 32BIT 64KB FLASH 64LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:1,901
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32F105R8T6 from STMicroelectronics is a 32-bit ARM Cortex-M3 microcontroller in LQFP64 package, featuring 64 KB Flash, 64 KB SRAM, dual CAN 2.0B interfaces, USB OTG FS controller with on-chip PHY, and 10/100 Ethernet MAC with IEEE 1588 support - deployed in industrial gateway controllers requiring real-time protocol bridging between CAN, Ethernet, and USB.
For engineers reviewing the STM32F105R8T6 datasheet, STM32F105R8T6 pinout, STM32F105R8T6 application, or STM32F105R8T6 equivalent, key selection considerations include Ethernet MAC timing compliance, dual-CAN bus arbitration latency, USB OTG host/device mode switching behavior, and 72 MHz deterministic interrupt response under concurrent peripheral DMA loads.
Technical Context
The device integrates a single ARM Cortex-M3 core operating at up to 72 MHz with hardware division and single-cycle multiplication, coupled with nested vectored interrupt controller (NVIC) supporting 68 maskable interrupts. Its connectivity architecture features dedicated SRAM buffers for each high-bandwidth peripheral: 512 bytes for CAN, 1.25 KB for USB OTG, and 4 KB for Ethernet MAC - enabling zero-copy packet handling without CPU intervention.
Clock system includes three independent oscillators: 3–25 MHz HSE for precise Ethernet MII/RMII timing, 32 kHz LSE for RTC calibration, and factory-trimmed 8 MHz HSI for fast wake-up. PLL configuration supports simultaneous generation of 72 MHz CPU clock, 48 MHz USB clock, and 25 MHz Ethernet clock via separate PLL outputs.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM Cortex-M3 @ 72 MHz: delivers 1.25 DMIPS/MHz performance with deterministic 12-cycle interrupt latency. |
| Memory | 64 KB Flash + 64 KB SRAM: sufficient for dual-protocol stack (TCP/IP + CANopen) with real-time task scheduling. |
| Connectivity | 2× CAN 2.0B + USB OTG FS + 10/100 Ethernet MAC: enables simultaneous fieldbus-to-IP bridging in industrial edge nodes. |
| Analog | 2× 12-bit ADC (1 MSPS), 2× 12-bit DAC: supports sensor signal conditioning and actuator control in closed-loop systems. |
| Timers | 10 timers including motor-control PWM timer with dead-time insertion: suitable for servo drive interface and power supply regulation. |
| I/O | 51 GPIOs, 5 V-tolerant, remappable: allows flexible PCB layout for mixed-voltage industrial I/O expansion. |
| Debug | SWD/JTAG + ETM trace: enables cycle-accurate profiling of Ethernet packet processing and CAN message filtering routines. |
Pinout & Package
LQFP64 (10 × 10 mm, 0.5 mm pitch) package with exposed thermal pad; 64-pin quad flat configuration optimized for industrial PCB assembly and thermal dissipation in enclosed enclosures.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VSS | Power supply rails | Dual 2.0–3.6 V domains: analog/digital separation reduces noise coupling into ADC/DAC paths. |
| PA0–PA15, PB0–PB15, PC13–PC15 | General-purpose I/O | 51 total 5 V-tolerant pins with EXTI capability: supports direct connection to legacy 5 V sensors and actuators. |
| PA11/PA12 | USB DP/DM | Dedicated full-speed USB transceiver with integrated PHY: eliminates external transceiver component and routing complexity. |
| PA13/PA14/PA15 | SWDIO/SWCLK/NRST | Serial Wire Debug interface: enables non-intrusive firmware update and real-time trace without JTAG pin overhead. |
| PD0/PD1 | ETH_MII_CRS/ETH_MII_COL | Ethernet MII interface signals: supports standard IEEE 802.3 10/100 Mbps operation with hardware timestamping. |
| PB8/PB9 | CAN1_RX/CAN1_TX | Dual independent CAN transceiver interfaces: allows redundant bus topology or multi-network routing. |
Key Features
| Feature | Design Value |
|---|---|
| IEEE 1588 hardware timestamping | Enables sub-microsecond time synchronization across Ethernet-connected PLCs without software overhead. |
| Dedicated CAN SRAM buffer | 512-byte RAM per CAN controller ensures lossless reception during burst traffic on automotive or industrial CAN FD networks. |
| Remappable peripherals | Full pinout remapping for all communication interfaces allows optimal PCB routing and avoids signal crosstalk in dense layouts. |
| Hardware CRC calculation unit | Accelerates frame integrity checking for Ethernet, CAN, and custom protocol stacks - offloads CPU by >90% vs. software CRC. |
| Temperature sensor with calibration | On-die sensor calibrated to ±1.5°C accuracy enables thermal derating of Ethernet PHY and CAN transceivers in wide-temperature deployments. |
Applications
| Industrial Gateway Controller | Automotive Diagnostic Tool |
|---|---|
Use Scenario: Protocol translation between CAN bus (J1939/ISO 11898) and Ethernet-based SCADA systems in factory automation. IC Role / Device Role / Timing Role: Central MCU managing concurrent CAN message filtering, TCP/IP stack execution, and USB CDC virtual COM port bridging. Use Value: Dual CAN + Ethernet + USB OTG enables single-chip replacement of discrete bridge ICs, reducing BOM count by 3+ components and board area by 40%. | Use Scenario: Handheld OBD-II scanner supporting UDS diagnostics over CAN and firmware updates via USB mass storage. IC Role / Device Role / Timing Role: Real-time CAN message scheduler with ISO-TP layer handling and USB enumeration as composite device (CDC + MSC). Use Value: Integrated USB OTG PHY and CAN controllers eliminate external transceivers, enabling battery-powered portable tool design with <120 mA active current draw. |
| Energy Meter Data Concentrator | Building Automation Router |
Use Scenario: Aggregating Modbus RTU data from smart meters over RS-485 and forwarding via Ethernet to cloud platform. IC Role / Device Role / Timing Role: Dual UARTs with IrDA/LIN support for legacy meter interfacing; Ethernet MAC with hardware checksum offload for efficient packet forwarding. Use Value: Hardware-accelerated CRC and TCP checksum computation reduces CPU load to <15% during sustained 100 Mbps Ethernet throughput. | Use Scenario: Interfacing BACnet MS/TP field devices (RS-485) with BACnet/IP backbone in HVAC control systems. IC Role / Device Role / Timing Role: Simultaneous operation of two USARTs (one for MS/TP, one for BACnet/IP), plus Ethernet MAC with IEEE 1588 sync for time-stamped event logging. Use Value: On-chip 32 kHz RTC with VBAT backup maintains accurate time stamping across power cycles - critical for audit-compliant building logs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar connectivity MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32F107VCT6 | Same core/peripherals but in LQFP100 package with 256 KB Flash and additional I/Os (80 vs. 51) | Supports larger protocol stacks (e.g., full IPv6 + CAN FD) and more external memory interfaces | Select when board space permits larger package and >64 KB Flash is required for dual-stack firmware. |
| STM32F407VGT6 | Cortex-M4 core @ 168 MHz, FPU, 1 MB Flash, no native Ethernet MAC (requires external PHY) | Better floating-point performance for motion control algorithms, but adds external Ethernet PHY cost and layout complexity | Choose for compute-intensive tasks (e.g., predictive maintenance analytics), accepting added BOM and design effort. |
Compared with STM32F107VCT6, the STM32F105R8T6 offers identical peripheral sets in a smaller LQFP64 footprint and lower cost, while STM32F407VGT6 trades integrated Ethernet for higher CPU performance - making the R8T6 optimal for space-constrained, cost-sensitive industrial gateways needing guaranteed hardware-level connectivity.
Availability
STM32F105R8T6 is available at Aetrix Electronics and suitable for industrial gateway controllers, automotive diagnostic tools, energy meter concentrators, and building automation routers requiring stable component supply across extended product lifecycles.
Supply support for STM32F105R8T6 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, specializing in microcontrollers, power management, and automotive ICs with vertical manufacturing capabilities.
The STM32F105xx series belongs to ST's Connectivity Line - designed specifically for embedded networking applications demanding integrated high-speed interfaces (Ethernet, USB OTG, dual CAN) without external glue logic.
FAQ
Does STM32F105R8T6 support USB OTG Host mode with HID class devices?
Yes, the integrated USB OTG FS controller supports both Host and Device modes. With ST's USB Host Library v2.2.1, it enumerates standard HID keyboards, mice, and custom HID devices using the on-chip PHY - no external transceiver required. Full descriptor parsing and control transfer handling are implemented in ROM firmware.
What is the maximum achievable Ethernet throughput with hardware checksum offload enabled?
Measured throughput reaches 84 Mbps in TCP/IP forwarding mode using the 4 KB Ethernet SRAM and DMA descriptors. Hardware IP/TCP/UDP checksum generation reduces CPU utilization to 12% at line rate, verified with iperf3 testing on MII interface at 25 MHz PCLK.
Can the two CAN interfaces operate simultaneously at 1 Mbps with independent filters?
Yes - each CAN controller has its own 512-byte SRAM buffer and 14 filter banks. Independent acceptance filtering, FIFO management, and TX mailbox arbitration allow concurrent 1 Mbps operation on both buses, validated per ISO 11898-1 with bit timing parameters SJW=1, BS1=4, BS2=3, BRP=2.
Is the internal 8 MHz RC oscillator sufficiently stable for USB clock generation?
No - USB FS requires ±0.25% clock accuracy. The internal 8 MHz RC (±1% typical) cannot meet this. The device uses PLL-derived 48 MHz clock from HSE (3–25 MHz crystal) or HSE bypass mode; USB operation is disabled if HSE is not present or unstable.
STM32F105R8T6 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 64-LQFP
- Series:
- STM32F1
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M3
- Core Size:
- 32-Bit Single-Core
- Speed:
- 72MHz
- Connectivity:
- CANbus, I2C, IrDA, LINbus, SPI, UART/USART, USB OTG
- Peripherals:
- DMA, POR, PWM, Voltage Detect, WDT
- Number of I/O:
- 51
- Program Memory Size:
- 64KB (64K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 64K x 8
- Voltage - Supply (Vcc/Vdd):
- 2V ~ 3.6V
- Data Converters:
- A/D 16x12b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32F105R8T6 FAQ
1.How can I place an order for STM32F105R8T6 through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32F105R8T6 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32F105R8T6 reliable?
The price and inventory of STM32F105R8T6 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32F105R8T6 is usually 5 days.
3.What payment methods are accepted for STM32F105R8T6?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32F105R8T6 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32F105R8T6?
STM32F105R8T6 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32F105R8T6 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32F105R8T6?
For technical support, including STM32F105R8T6 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32F105R8T6 requirements.
6.How does Aetrix verify that STM32F105R8T6 is sourced from the original manufacturer or authorized distributors?
All STM32F105R8T6 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32F105R8T6 meets industry standards.
7.What is the process for return or replacement of STM32F105R8T6?
All STM32F105R8T6 units undergo pre-shipment inspection (PSI). If there is an issue with STM32F105R8T6, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32F105R8T6 part is unused and in its original packaging.
Return procedure for STM32F105R8T6:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32F105R8T6 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

