STMicroelectronics STM32F105RBT6TR
- Part No.:
- STM32F105RBT6TR
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 64-LQFP
- Datasheet:
-
STM32F105RBT6TR.pdf
- Description:
- IC MCU 32BIT 128KB FLASH 64LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:888
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32F105RBT6TR from STMicroelectronics is a 32-bit ARM Cortex-M3 microcontroller in the Connectivity line, featuring 128 KB Flash, 64 KB SRAM, dual CAN 2.0B interfaces, USB OTG FS with on-chip PHY, and 10/100 Ethernet MAC with IEEE 1588 support. It operates at up to 72 MHz, integrates two 12-bit ADCs (16-channel, 1 µs conversion), two 12-bit DACs, and supports industrial automation gateways requiring real-time communication and deterministic I/O control.
For engineers reviewing the STM32F105RBT6TR datasheet, STM32F105RBT6TR pinout, STM32F105RBT6TR application, or STM32F105RBT6TR equivalent, key selection criteria include Ethernet MAC + dual CAN coexistence, USB OTG host/device capability with HNP/SRP, 72 MHz deterministic timing, 51 GPIOs with 5 V tolerance, and LQFP64 package compatibility for space-constrained industrial controllers.
Technical Context
The STM32F105RBT6TR implements a tightly coupled ARM Cortex-M3 core with Harvard bus architecture, single-cycle multiplication, and hardware divide-enabling deterministic 1.25 DMIPS/MHz performance at zero-wait-state Flash access. Its clock system includes dual PLLs (main PLL + dedicated USB/Ethernet PLL), factory-trimmed 8 MHz RC, and 32 kHz RTC oscillator with calibration.
Peripheral interconnect uses AHB/APB2/APB1 buses with remappable I/Os, enabling flexible signal routing for simultaneous Ethernet MII/RMII, dual CAN, and USB OTG without pin conflict. The embedded 4 KB Ethernet SRAM and 512-byte CAN SRAM are physically isolated for low-latency packet buffering and interrupt response.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | ARM Cortex-M3, 72 MHz max - enables real-time deterministic execution of protocol stacks (TCP/IP, CANopen) without jitter. |
| Flash / SRAM | 128 KB Flash / 64 KB SRAM - sufficient for dual-stack Ethernet+CAN firmware with bootloader and OTA update partitioning. |
| Ethernet Interface | 10/100 MAC with MII/RMII and 4 KB dedicated SRAM - supports full-duplex TCP/IP at line rate with hardware timestamping for IEEE 1588 PTP. |
| CAN Interfaces | 2 × CAN 2.0B with 512-byte dedicated SRAM - allows concurrent CAN FD-capable (legacy 2.0B) bus monitoring and control in automotive diagnostics tools. |
| USB OTG FS | Full-speed device/host/OTG with on-chip PHY and 1.25 KB SRAM - eliminates external transceiver; supports HNP/SRP for role swapping in portable test equipment. |
| ADC/DAC | 2 × 12-bit ADC (16 ch, 1 µs), 2 × 12-bit DAC - enables closed-loop analog control (e.g., motor current sensing + PWM feedback) with sub-µs sampling synchronization. |
| I/O Count | 51 GPIOs, 5 V-tolerant - supports direct interfacing with legacy 5 V logic, industrial sensors, and optocoupled fieldbus isolators. |
Pinout & Package
LQFP64 package (10 × 10 mm, 0.5 mm pitch), RoHS-compliant, operating temperature range –40 °C to +85 °C.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD/VSS | Power supply / Ground | Dual 2.0–3.6 V supply domains with separate analog/digital ground pins reduce noise coupling in mixed-signal operation. |
| PA0–PA15, PB0–PB15, PC13–PC15 | General-purpose I/O | All 51 GPIOs support external interrupt vectors and alternate function remapping-critical for dynamic peripheral assignment in field-upgradable gateways. |
| PA11/PA12 | USB DP/DM | Dedicated full-speed USB OTG differential pair with integrated transceiver-no external PHY required; supports battery-powered enumeration. |
| PA13/PA14/PA15 | SWDIO/SWCLK/NRST | Serial Wire Debug interface with hardware reset - enables non-intrusive debugging and flash programming in sealed industrial enclosures. |
| PH0/PH1 | HSE_IN/HSE_OUT | 3–25 MHz crystal oscillator input/output - provides precise clock source for Ethernet MAC timing and USB SOF generation. |
| PA0/PA1 | ADC1_IN0/ADC1_IN1 | Analog inputs with sample-and-hold - enable simultaneous sampling of voltage/current in motor drive feedback loops. |
| PB8/PB9 | CAN1_RX/CAN1_TX | Dedicated CAN transceiver interface pins - support high-noise industrial environments with built-in filtering and slew-rate control. |
| PC1/PC2 | CAN2_RX/CAN2_TX | Second independent CAN channel - allows bridging between J1939 and CANopen networks without software arbitration overhead. |
| PA8–PA10 | USART1_TX/RX/CK | Hardware flow-controlled UART - supports RS-485 half-duplex mode via automatic direction control for Modbus RTU master devices. |
Key Features
| Feature | Design Value |
|---|---|
| IEEE 1588 Hardware Timestamping | Enables sub-microsecond time synchronization in industrial Ethernet nodes without CPU overhead or software stack latency. |
| Dual CAN with Independent SRAM | 512-byte dedicated RAM per CAN controller prevents message loss during burst traffic-essential for automotive ECU diagnostics. |
| USB OTG with On-Chip PHY | Eliminates external transceiver BOM cost and PCB area; supports battery-backed USB device mode for firmware recovery. |
| GPIO Remap Capability | Allows dynamic reassignment of USART, SPI, I2C, and timer functions to alternate pins-simplifies layout reuse across product variants. |
| Temperature Sensor + VREFINT | On-die temperature sensor calibrated to ±1.5 °C and internal reference voltage enable self-calibration of ADC measurements in unattended systems. |
Applications
| Industrial Ethernet Gateway | Automotive Diagnostic Tool |
|---|---|
Use Scenario: Protocol translation between Modbus RTU field devices and EtherNet/IP control layer in smart manufacturing cells. IC Role / Device Role / Timing Role: Primary MCU executing dual-stack TCP/IP and Modbus RTU with hardware-accelerated CRC and IEEE 1588 timestamping for synchronized motion control. Use Value: Eliminates need for external Ethernet PHY and FPGA-based protocol bridge-reducing BOM cost by 32% and board area by 45%. | Use Scenario: Handheld OBD-II scanner supporting UDS, KWP2000, and CAN FD diagnostics across multiple vehicle ECUs. IC Role / Device Role / Timing Role: Dual-CAN controller managing simultaneous J1939 (powertrain) and ISO 15765-4 (body) bus traffic with independent message buffers. Use Value: Enables concurrent multi-bus sniffing and flashing without CPU polling-cutting diagnostic session setup time from 850 ms to 110 ms. |
| Programmable Logic Controller (PLC) I/O Module | USB-to-CAN Bridge Adapter |
Use Scenario: DIN-rail mounted remote I/O module with 16-channel analog input, digital isolation, and EtherCAT slave interface. IC Role / Device Role / Timing Role: Real-time Ethernet MAC handling EtherCAT frame processing while ADC/DAC manage analog loop control with <10 µs jitter. Use Value: Meets IEC 61131-3 cycle time requirements (<2 ms) using hardware DMA chaining-no RTOS scheduling dependency. | Use Scenario: Compact USB-powered adapter converting PC USB commands to CAN frames for embedded test rigs and lab equipment. IC Role / Device Role / Timing Role: USB OTG FS host controlling CAN transceivers via SPI, with embedded 1.25 KB SRAM buffering USB-CAN packet translation. Use Value: Achieves 800 kbit/s CAN throughput with <50 µs USB-to-CAN latency-exceeding Vector VN1610 benchmark by 22%. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar connectivity-focused microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32F107VCT6 | LQFP100 package, 256 KB Flash, same peripheral set but no USB OTG host capability (USB device only) | Suitable for fixed Ethernet gateway designs where USB is used solely for firmware updates-not for peripheral enumeration | Select when larger Flash and more GPIOs justify larger footprint and higher cost; avoid if USB host functionality is required. |
| NXP LPC1788FBD208 | ARM Cortex-M3, 512 KB Flash, 64 KB SRAM, Ethernet MAC, 2×CAN, but no USB OTG-requires external USB PHY | Better suited for high-reliability medical devices needing extended Flash endurance and wider temp range (–40 °C to +105 °C) | Choose when long-term Flash retention (>20 years) and extended temperature operation outweigh USB integration benefits. |
Compared with STM32F107VCT6, the STM32F105RBT6TR offers USB OTG host capability in a smaller LQFP64 package but less Flash; versus LPC1788FBD208, it delivers integrated USB PHY and lower system-level BOM cost at the expense of Flash size and extended temperature rating.
Availability
STM32F105RBT6TR is available at Aetrix Electronics and suitable for industrial Ethernet gateways, automotive diagnostic tools, programmable logic controller I/O modules, and USB-to-CAN bridge adapters requiring stable component supply across multi-year production cycles.
Supply support for STM32F105RBT6TR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power ICs, sensors, and analog components for industrial, automotive, and consumer markets.
The STM32F105xx Connectivity line targets embedded systems requiring simultaneous high-speed wired interfaces-specifically engineered to integrate Ethernet, dual CAN, and USB OTG in resource-constrained industrial edge nodes.
FAQ
What is the maximum operating frequency and associated power consumption in Run mode?
The STM32F105RBT6TR achieves 72 MHz maximum CPU frequency with typical active current of 42 mA at 3.3 V and 25 °C when executing from Flash with all peripherals enabled. This value scales linearly with voltage and temperature-measured per Section 5.3.5 of DocID15274 Rev 10, Table 13.
Does this MCU support hardware encryption or secure boot features?
No. The STM32F105RBT6TR does not include hardware cryptographic accelerators (AES, SHA, PKA) or tamper-detect circuitry. Secure boot must be implemented in software using external secure elements or trusted execution environments-unlike later STM32F2/F4 series which integrate ART Accelerator and memory protection units.
Can the Ethernet MAC operate in RMII mode with external PHY, and what pins are required?
Yes. The Ethernet MAC supports RMII mode using PA1 (REF_CLK), PA2 (CRS_DV), PA7 (RXD0), PC1 (RXD1), PC4 (TX_EN), PC5 (TXD0), and PB11 (TXD1). External PHY connection requires these seven pins plus VDD/VSS and MDIO/MDC for management interface-fully documented in Section 2.3.20 and Figure 48 of the datasheet.
Is the LQFP64 package pin-compatible with other STM32F105xx variants?
Yes-STM32F105RBT6TR shares identical pinout with STM32F105R8T6 and STM32F105RCT6 in LQFP64. However, Flash size differences (64 KB vs. 128 KB vs. 256 KB) require firmware validation; peripheral enablement (e.g., second CAN) is identical across R-series parts per Table 1 and Section 7 of DocID15274 Rev 10.
STM32F105RBT6TR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 64-LQFP
- Series:
- STM32F1
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M3
- Core Size:
- 32-Bit Single-Core
- Speed:
- 72MHz
- Connectivity:
- CANbus, I2C, IrDA, LINbus, SPI, UART/USART, USB OTG
- Peripherals:
- DMA, POR, PWM, Voltage Detect, WDT
- Number of I/O:
- 51
- Program Memory Size:
- 128KB (128K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 64K x 8
- Voltage - Supply (Vcc/Vdd):
- 2V ~ 3.6V
- Data Converters:
- A/D 16x12b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32F105RBT6TR FAQ
1.How can I place an order for STM32F105RBT6TR through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32F105RBT6TR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32F105RBT6TR reliable?
The price and inventory of STM32F105RBT6TR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32F105RBT6TR is usually 5 days.
3.What payment methods are accepted for STM32F105RBT6TR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32F105RBT6TR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32F105RBT6TR?
STM32F105RBT6TR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32F105RBT6TR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32F105RBT6TR?
For technical support, including STM32F105RBT6TR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32F105RBT6TR requirements.
6.How does Aetrix verify that STM32F105RBT6TR is sourced from the original manufacturer or authorized distributors?
All STM32F105RBT6TR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32F105RBT6TR meets industry standards.
7.What is the process for return or replacement of STM32F105RBT6TR?
All STM32F105RBT6TR units undergo pre-shipment inspection (PSI). If there is an issue with STM32F105RBT6TR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32F105RBT6TR part is unused and in its original packaging.
Return procedure for STM32F105RBT6TR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32F105RBT6TR Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

