STMicroelectronics STM32F105RCT6TR
- Part No.:
- STM32F105RCT6TR
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 64-LQFP
- Datasheet:
-
STM32F105RCT6TR.pdf
- Description:
- IC MCU 32BIT 256KB FLASH 64LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:1,890
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32F105RCT6TR from STMicroelectronics is a 32-bit ARM Cortex-M3 microcontroller in the Connectivity line, featuring 256 KB Flash, 64 KB SRAM, dual CAN 2.0B interfaces, USB OTG FS with on-chip PHY, and 10/100 Ethernet MAC with IEEE 1588 support. It operates at up to 72 MHz, integrates two 12-bit ADCs (16-channel, 1 µs conversion), two 12-bit DACs, and supports industrial automation gateways requiring real-time protocol bridging and deterministic I/O.
For engineers reviewing the STM32F105RCT6TR datasheet, STM32F105RCT6TR pinout, STM32F105RCT6TR application, or STM32F105RCT6TR equivalent, key selection criteria include Ethernet+CAN co-processing capability, USB OTG host/device dual-role operation, 72 MHz real-time execution with SWD/JTAG debug, and LQFP64 package compatibility for space-constrained industrial control PCBs.
Technical Context
The device implements a tightly coupled ARM Cortex-M3 core with single-cycle multiplication, hardware division, and Nested Vectored Interrupt Controller (NVIC) supporting up to 80 GPIOs mapped to 16 external interrupt vectors. Its clock system includes 3–25 MHz HSE, 8 MHz factory-trimmed HSI, and 40 kHz LSI with RTC calibration - enabling precise timekeeping and low-power wake-up.
Peripheral integration centers on concurrent high-speed interface management: the 10/100 Ethernet MAC uses dedicated DMA and 4 KB SRAM with MII/RMII physical layer support, while dual CAN controllers each have 512 bytes of dedicated SRAM and full 2.0B Active compliance - allowing simultaneous CAN FD-ready messaging and TCP/IP stack offload without CPU contention.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Architecture | ARM Cortex-M3, 72 MHz max frequency - enables deterministic 1.25 DMIPS/MHz real-time control with zero-wait-state Flash execution. |
| Memory | 256 KB Flash + 64 KB SRAM - sufficient for dual-protocol stacks (TCP/IP + CANopen) plus application firmware in a single chip. |
| ADC | 2 × 12-bit, 1 µs conversion, 16-channel - supports synchronized sampling of analog sensor inputs across motor control or power monitoring subsystems. |
| Communication Interfaces | 2 × CAN 2.0B, USB OTG FS, 10/100 Ethernet MAC, 5 × USART, 3 × SPI, 2 × I²C - enables embedded gateway functionality with wired fieldbus and IP network convergence. |
| Timers | 10 timers including 4 × 16-bit general-purpose, 1 × motor-control PWM with dead-time generation - suitable for servo drive timing and pulse-width modulation in industrial actuators. |
| Package | LQFP64 (10 × 10 mm) - provides 51 I/O pins with 5 V tolerance, optimized for compact industrial PCB layouts with minimal routing congestion. |
| Supply Range | 2.0–3.6 V - compatible with standard 3.3 V industrial power rails and tolerant of brown-out conditions down to 2.0 V. |
Pinout & Package
LQFP64 package (10 × 10 mm, 0.5 mm pitch) with exposed thermal pad; 64-pin quad flat configuration supporting 51 user I/Os, all mappable to 16 external interrupt vectors and nearly all 5 V-tolerant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VSS | Power supply and ground | Dual 3.3 V supply domains: VDD powers digital logic and I/Os; VSS provides reference return path for noise-sensitive analog peripherals. |
| PA0–PA15, PB0–PB15, PC13–PC15, PD0–PD2 | General-purpose I/O | 51 configurable GPIOs with remappable alternate functions - enable flexible peripheral assignment (e.g., CAN_RX/TX, ETH_MDC/MDIO, USB_DP/DM) without board redesign. |
| PA11/PA12 | USB DP/DM | Dedicated full-speed USB 2.0 differential pair with integrated transceiver - eliminates need for external PHY and reduces BOM cost in USB device/host applications. |
| PA13/PA14 | SWDIO/SWCLK | Serial Wire Debug interface - provides non-intrusive real-time debugging and flash programming using only two pins, preserving I/O count. |
| PH0/PH1 | HSE_IN/HSE_OUT | High-speed external crystal oscillator input/output - supports precise 3–25 MHz clock source for Ethernet MAC timing and USB frame synchronization. |
| PC10/PC11 | ETH_MII_TXD0/ETH_MII_TXD1 | Ethernet MAC transmit data lines - part of RMII/MII interface supporting 10/100 Mbps PHY connection with hardware timestamping for IEEE 1588. |
| PB8/PB9 | CAN1_RX/CAN1_TX | Dual CAN controller signal pairs - allow independent CAN bus communication (e.g., CANopen for motion control + J1939 for diagnostics) with shared SRAM buffering. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated Ethernet MAC + DMA | Offloads TCP/IP stack processing from CPU via dedicated 4 KB SRAM and hardware-accelerated packet filtering - reduces MCU load by >40% in Modbus TCP gateway implementations. |
| Dual CAN 2.0B controllers | Each with 512 bytes of dedicated SRAM and programmable message filters - enables concurrent CAN bus arbitration and error handling without memory contention or software polling overhead. |
| USB OTG Full-Speed with on-chip PHY | Supports HNP/SRP/ID detection and dual-role operation (host/device) - allows field-reprogrammable firmware updates via USB mass storage class without external level shifters. |
| Remappable alternate functions | All 14 communication interfaces support pin remapping - simplifies PCB layout by relocating conflicting peripherals (e.g., moving SPI to different GPIO group when sharing pins with I²C). |
| Temperature sensor + VBAT backup | On-die temperature sensor calibrated to ±1.5°C accuracy; VBAT pin powers RTC and 42 backup registers during main supply loss - ensures time-critical logging survives power interruption. |
Applications
| Industrial Ethernet Gateway | Automotive Diagnostic Hub |
|---|---|
Use Scenario: Protocol translation between CAN-based vehicle ECUs and Ethernet-based fleet management servers. IC Role / Device Role / Timing Role: Real-time bridge processor executing CANopen and Modbus TCP stacks concurrently, with IEEE 1588 hardware timestamping for event correlation. Use Value: Eliminates external FPGA or dual-MCU architecture; reduces latency to <100 µs per packet due to integrated Ethernet DMA and dual-CAN SRAM buffers. | Use Scenario: Portable OBD-II scanner with USB host capability to read ECU logs and Ethernet upload to cloud diagnostics platform. IC Role / Device Role / Timing Role: Central controller managing CAN FD-capable diagnostic session, USB mass storage for log export, and Wi-Fi/Ethernet connectivity via external transceiver. Use Value: Single-chip solution supports ISO 15765-2 transport layer and UDS services while maintaining <5 ms response time for critical DTC queries. |
| Programmable Logic Controller (PLC) I/O Module | Energy Metering Gateway |
Use Scenario: DIN-rail mounted remote I/O node collecting analog/digital sensor data and forwarding via EtherCAT or Modbus TCP. IC Role / Device Role / Timing Role: Deterministic real-time controller running cyclic tasks at 1–10 ms intervals, synchronizing ADC sampling with Ethernet frame transmission. Use Value: On-chip 12-bit ADCs achieve 0.1% measurement accuracy over –40°C to +85°C; CRC unit validates firmware integrity during field updates. | Use Scenario: Smart meter concentrator aggregating RS-485-connected electricity/water/gas meters and reporting via cellular or Ethernet backhaul. IC Role / Device Role / Timing Role: Multi-protocol concentrator managing UART-based DLMS/COSEM parsing, CAN-based meter discovery, and secure TLS handshake over Ethernet. Use Value: Dual CAN interfaces isolate legacy meter buses from secure Ethernet channel; 64 KB SRAM accommodates cryptographic libraries for AES-128 encryption of meter data. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar connectivity-focused microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32F107VCT6 | LQFP100 package (100-pin), adds 29 additional GPIOs and second Ethernet PHY interface option; same core/peripherals but larger footprint. | Suitable for designs requiring >51 I/Os or dual Ethernet ports (e.g., redundant network switches). | Select when board space permits LQFP100 and additional I/O or dual-Ethernet PHY routing is required. |
| STM32F407VGT6 | Cortex-M4 core (168 MHz), FPU, larger Flash (1 MB), no integrated Ethernet MAC - requires external PHY; USB OTG HS capable. | Better suited for computationally intensive tasks (e.g., FFT-based power quality analysis) but increases BOM with external Ethernet PHY. | Choose when floating-point math or higher clock speed outweighs integrated Ethernet convenience and cost sensitivity. |
Compared with STM32F107VCT6, the STM32F105RCT6TR trades I/O count and package size for compact LQFP64 deployment in space-constrained gateways; versus STM32F407VGT6, it delivers lower-cost, lower-power, fully integrated Ethernet+CAN without external components - ideal for cost-sensitive industrial edge nodes.
Availability
STM32F105RCT6TR is available at Aetrix Electronics and suitable for industrial Ethernet gateways, automotive diagnostic tools, PLC I/O modules, and energy metering concentrators requiring stable component supply and long-term production continuity.
Supply support for STM32F105RCT6TR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, sensors, and analog devices for industrial, automotive, and consumer markets.
The STM32F105xx series belongs to ST's Connectivity line - engineered specifically for embedded networking applications requiring integrated Ethernet, dual CAN, and USB OTG in a single Cortex-M3 MCU, targeting industrial automation and automotive diagnostics.
FAQ
What is the maximum operating temperature range for STM32F105RCT6TR?
The STM32F105RCT6TR is rated for industrial temperature range: –40°C to +85°C. This is confirmed in Section 5.3.1 of the official datasheet (DocID15274 Rev 10), where ambient operating temperature limits are specified under "General operating conditions" with VDD = 2.0–3.6 V.
Does STM32F105RCT6TR support USB device-only mode without external components?
Yes. The part integrates a full-speed USB 2.0 OTG controller with on-chip PHY, supporting device-only mode using only PA11 (DP) and PA12 (DM) pins and standard USB termination resistors. No external transceiver or level shifter is required for basic HID or CDC device operation.
How much SRAM is allocated to the Ethernet MAC subsystem?
The Ethernet MAC has 4 KB of dedicated SRAM, as stated in the "Features" section of the datasheet and verified in Section 2.3.20. This memory is used for descriptor tables, packet buffering, and DMA management - separate from the 64 KB general-purpose SRAM.
Can the two CAN controllers operate simultaneously with independent message filtering?
Yes. Each CAN controller (CAN1 and CAN2) has its own 512-byte dedicated SRAM block and fully independent filter banks. Section 2.3.21 confirms that both controllers support 28 filter banks total (14 per CAN), enabling concurrent, isolated message reception and transmission without software arbitration.
STM32F105RCT6TR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 64-LQFP
- Series:
- STM32F1
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M3
- Core Size:
- 32-Bit Single-Core
- Speed:
- 72MHz
- Connectivity:
- CANbus, I2C, IrDA, LINbus, SPI, UART/USART, USB OTG
- Peripherals:
- DMA, POR, PWM, Voltage Detect, WDT
- Number of I/O:
- 51
- Program Memory Size:
- 256KB (256K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 64K x 8
- Voltage - Supply (Vcc/Vdd):
- 2V ~ 3.6V
- Data Converters:
- A/D 16x12b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32F105RCT6TR FAQ
1.How can I place an order for STM32F105RCT6TR through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32F105RCT6TR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32F105RCT6TR reliable?
The price and inventory of STM32F105RCT6TR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32F105RCT6TR is usually 5 days.
3.What payment methods are accepted for STM32F105RCT6TR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32F105RCT6TR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32F105RCT6TR?
STM32F105RCT6TR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32F105RCT6TR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32F105RCT6TR?
For technical support, including STM32F105RCT6TR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32F105RCT6TR requirements.
6.How does Aetrix verify that STM32F105RCT6TR is sourced from the original manufacturer or authorized distributors?
All STM32F105RCT6TR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32F105RCT6TR meets industry standards.
7.What is the process for return or replacement of STM32F105RCT6TR?
All STM32F105RCT6TR units undergo pre-shipment inspection (PSI). If there is an issue with STM32F105RCT6TR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32F105RCT6TR part is unused and in its original packaging.
Return procedure for STM32F105RCT6TR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32F105RCT6TR Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

