STMicroelectronics STM32F105RCT7
- Part No.:
- STM32F105RCT7
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 64-LQFP
- Datasheet:
-
STM32F105RCT7.pdf
- Description:
- IC MCU 32BIT 256KB FLASH 64LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:1,121
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32F105RCT7 from STMicroelectronics is a 32-bit ARM Cortex-M3 microcontroller in the Connectivity line, featuring 256 KB Flash, 64 KB SRAM, dual CAN 2.0B interfaces, USB OTG FS with on-chip PHY, and 10/100 Ethernet MAC with IEEE 1588 support - deployed in industrial gateways requiring real-time protocol bridging between CAN, Ethernet, and USB.
For engineers reviewing the STM32F105RCT7 datasheet, STM32F105RCT7 pinout, STM32F105RCT7 application, or STM32F105RCT7 equivalent, key selection criteria include dual-CAN timing synchronization, Ethernet MAC DMA buffer allocation (4 KB), USB OTG host/device role switching latency, and 72 MHz deterministic interrupt response under RTOS scheduling.
Technical Context
The STM32F105RCT7 integrates a single ARM Cortex-M3 core running at up to 72 MHz with hardware division and single-cycle multiplication, coupled with nested vectored interrupt controller (NVIC) supporting 68 maskable interrupts. Its connectivity subsystem includes two independent CAN 2.0B controllers each backed by 256 bytes of dedicated SRAM, enabling concurrent CAN FD-ready message filtering and transmission without CPU intervention.
It implements a full-featured 10/100 Ethernet MAC with MII/RMII physical layer support, integrated DMA engine, and IEEE 1588 precision timestamping logic - allowing hardware-accelerated time-synchronized packet capture and egress scheduling. The USB OTG FS controller supports HNP/SRP/ID detection and uses 1.25 KB of dedicated SRAM for endpoint FIFO management.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM Cortex-M3 @ 72 MHz; delivers 1.25 DMIPS/MHz (Dhrystone 2.1), enabling real-time control loops with ≤1.4 µs ISR latency. |
| Memory | 256 KB Flash + 64 KB SRAM; supports XIP execution and zero-wait-state operation at max frequency for deterministic code flow. |
| Connectivity Peripherals | 2× CAN 2.0B (512 B SRAM total), 1× 10/100 Ethernet MAC (4 KB SRAM), 1× USB OTG FS (1.25 KB SRAM), 5× USART, 3× SPI, 2× I²C. |
| Analog Subsystem | 2× 12-bit ADC (16 ch, 1 µs conversion, 2 MSPS interleaved), 2× 12-bit DAC, integrated temperature sensor with ±1.5°C accuracy. |
| Clock System | 3–25 MHz external crystal + internal 8 MHz RC (±1% factory-trimmed) + 40 kHz RC (calibrated); supports PLL, PLL2, PLL3 for multi-domain clock generation. |
| Power & Packaging | 2.0–3.6 V supply; operates across –40°C to +85°C industrial range; LQFP64 package (10 × 10 mm, 0.5 mm pitch). |
Pinout & Package
LQFP64 package (10 × 10 mm, 0.5 mm pitch), 64-pin quad flat package with exposed thermal pad; RoHS-compliant, moisture sensitivity level 3.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VSS | Core & I/O power supply | Dual 2.0–3.6 V domains; separate analog/digital ground pins reduce noise coupling into ADC/DAC paths. |
| PA0–PA15, PB0–PB15, PC13–PC15 | General-purpose I/O | Up to 51 5 V-tolerant GPIOs; all mappable to 16 external interrupt vectors for edge-triggered wake-up from Stop mode. |
| PA11/PA12 | USB DP/DM | Dedicated full-speed USB transceiver pins with internal pull-ups; require no external PHY for device/host/OTG operation. |
| PA13/PA14/PA15 | SWDIO/SWCLK/NRST | Serial Wire Debug interface; enables non-intrusive real-time tracing and flash programming without JTAG pins. |
| PD0/PD1 | OSC_IN/OSC_OUT | External crystal oscillator input/output; supports 3–25 MHz crystals for precise system clock and RTC reference. |
| PA8–PA10 | CAN1_RX/CAN1_TX/USB_VBUS | Shared pin functions enable compact dual-interface routing; VBUS sensing allows automatic USB role detection. |
Key Features
| Feature | Design Value |
|---|---|
| Dual CAN with dedicated SRAM | 512 bytes split across two CAN controllers enable concurrent mailbox-based filtering and transmission without CPU overhead or RAM contention. |
| Ethernet MAC with IEEE 1588 | Hardware timestamping logic captures transmit/receive packet timestamps with sub-microsecond resolution for time-critical industrial networking. |
| USB OTG FS with on-chip PHY | Integrated transceiver eliminates external PHY; supports session request protocol (SRP) and host negotiation protocol (HNP) for dynamic role switching. |
| Remappable peripherals | All major communication interfaces (USART, SPI, I²C, CAN) support full pin remapping via AFIO register, simplifying PCB layout and signal integrity optimization. |
| DMA-driven peripheral concurrency | 12-channel controller manages simultaneous transfers across ADC, DAC, SPI, I²S, and Ethernet - freeing CPU for application logic. |
Applications
| Industrial Ethernet Gateway | Automotive Diagnostic Tool |
|---|---|
Use Scenario: Protocol translation between CAN bus (ECU diagnostics) and Ethernet (cloud upload or remote service access). IC Role / Device Role / Timing Role: Central MCU managing dual-CAN message arbitration, Ethernet TCP/IP stack offload, and USB CDC ACM virtual COM port for PC connectivity. Use Value: Integrated 10/100 MAC with 4 KB SRAM and dual CAN controllers eliminate need for external bridge ICs, reducing BOM count and board area by 35%. |
Use Scenario: Handheld OBD-II scanner supporting UDS, KWP2000, and ISO 15765-2 over CAN, with firmware updates via USB. IC Role / Device Role / Timing Role: Real-time CAN frame scheduler with 256-byte message buffers per CAN controller, USB DFU bootloader, and 12-bit ADC for battery voltage monitoring. Use Value: On-chip USB OTG FS PHY and dual CAN interfaces allow single-chip implementation of both diagnostic interface and update channel - no external transceivers required. |
| Smart Grid Communication Node | PLC Backplane Interface Module |
Use Scenario: Field device connecting legacy RS-485 Modbus networks to IPv6-enabled utility SCADA systems via Ethernet. IC Role / Device Role / Timing Role: Dual-role USB host (for field technician configuration) and Ethernet node (with IEEE 1588 sync for time-stamped event reporting). Use Value: Hardware-accelerated IEEE 1588 timestamping ensures ±250 ns time alignment across distributed grid sensors without software correction overhead. |
Use Scenario: Modular I/O rack backplane handling CANopen and EtherCAT slave communication simultaneously. IC Role / Device Role / Timing Role: CAN controller managing CANopen NMT state machine and EtherCAT ESC co-processing via SPI interface to external slave controller. Use Value: Pin-remappable SPI and CAN interfaces allow shared PCB footprint across multiple backplane variants, cutting NRE costs by reusing core logic design. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar connectivity-focused microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32F107VCT6 | LQFP100 package (100 pins), adds 16 more GPIOs and second Ethernet PHY interface option; same core/peripherals but larger footprint. | Suitable for designs requiring >51 I/Os or dual Ethernet PHY routing; not drop-in compatible due to pin count and package size. | Select when additional I/O expansion or MII+RMII dual-PHY flexibility is required; avoid if space-constrained LQFP64 layout is fixed. |
| STM32F407VGT6 | Cortex-M4F core (168 MHz), FPU, larger Flash (1 MB), no integrated Ethernet MAC - requires external PHY; USB OTG HS capable. | Better for floating-point-intensive control algorithms; lacks native Ethernet MAC, increasing component count and latency for time-sensitive packet processing. | Choose only if computational throughput outweighs deterministic Ethernet timing needs; not suitable for IEEE 1588 or low-latency CAN/Ethernet bridging. |
Compared with STM32F107VCT6, the STM32F105RCT7 offers identical peripheral sets in a smaller LQFP64 package - ideal for space-constrained gateways - while the STM32F407VGT6 trades integrated Ethernet for higher CPU performance and floating-point capability, increasing system complexity for pure connectivity tasks.
Availability
STM32F105RCT7 is available at Aetrix Electronics and suitable for industrial gateways, automotive diagnostic tools, smart grid nodes, and PLC backplane modules requiring stable component supply across extended lifecycle commitments.
Supply support for STM32F105RCT7 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, specializing in microcontrollers, power management, sensors, and automotive ICs with vertical manufacturing capabilities.
The STM32F105xx series belongs to ST's Connectivity line - designed specifically for embedded applications demanding integrated high-speed wired interfaces (CAN, USB OTG, Ethernet) without external bridge components.
FAQ
Does STM32F105RCT7 support USB OTG Host mode with external device enumeration?
Yes. The on-chip USB OTG FS controller supports full host mode with Session Request Protocol (SRP) and Host Negotiation Protocol (HNP), enabling dynamic role switching and enumeration of standard USB devices such as HID keyboards, CDC modems, and mass storage drives without external PHY.
What is the maximum achievable CAN bit rate with STM32F105RCT7's built-in controllers?
The dual CAN 2.0B controllers support bit rates up to 1 Mbps at 72 MHz APB1 clock, validated per ISO 11898-1 with programmable timing quanta (BS1/BS2/SJW). At 1 Mbps, sample point is configurable between 75% and 87.5%, meeting automotive EMC requirements.
How does the Ethernet MAC handle IEEE 1588 timestamping in hardware?
The MAC includes dedicated timestamp registers and logic that automatically inserts 64-bit timestamps into transmit descriptors and attaches them to received frames - synchronized to an internal 100 MHz timer. Timestamp resolution is 10 ns, with hardware compensation for MAC delay and PHY propagation.
Is the LQFP64 package of STM32F105RCT7 pin-compatible with other STM32F105 variants?
No. STM32F105RCT7 uses the LQFP64 package (64 pins), while STM32F105RBT6 and STM32F105VCT6 use LQFP64 and LQFP100 respectively. Pin mapping differs across packages - for example, Ethernet RMII signals are unavailable in LQFP64, and certain CAN/USB functions are multiplexed onto different pins.
STM32F105RCT7 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 64-LQFP
- Series:
- STM32F1
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M3
- Core Size:
- 32-Bit Single-Core
- Speed:
- 72MHz
- Connectivity:
- CANbus, I2C, IrDA, LINbus, SPI, UART/USART, USB OTG
- Peripherals:
- DMA, POR, PWM, Voltage Detect, WDT
- Number of I/O:
- 51
- Program Memory Size:
- 256KB (256K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 64K x 8
- Voltage - Supply (Vcc/Vdd):
- 2V ~ 3.6V
- Data Converters:
- A/D 16x12b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32F105RCT7 FAQ
1.How can I place an order for STM32F105RCT7 through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32F105RCT7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32F105RCT7 reliable?
The price and inventory of STM32F105RCT7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32F105RCT7 is usually 5 days.
3.What payment methods are accepted for STM32F105RCT7?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32F105RCT7 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32F105RCT7?
STM32F105RCT7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32F105RCT7 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32F105RCT7?
For technical support, including STM32F105RCT7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32F105RCT7 requirements.
6.How does Aetrix verify that STM32F105RCT7 is sourced from the original manufacturer or authorized distributors?
All STM32F105RCT7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32F105RCT7 meets industry standards.
7.What is the process for return or replacement of STM32F105RCT7?
All STM32F105RCT7 units undergo pre-shipment inspection (PSI). If there is an issue with STM32F105RCT7, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32F105RCT7 part is unused and in its original packaging.
Return procedure for STM32F105RCT7:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32F105RCT7 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

