My Inquiry
My Account
STMicroelectronics STM32F105VCT6TR
- Part No.:
- STM32F105VCT6TR
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
STM32F105VCT6TR.pdf
- Description:
- IC MCU 32BIT 256KB FLASH 100LQFP
- Quantity:
- Payment:
- Shipping:
Inventory:1,685
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32F105VCT6TR from STMicroelectronics is a 32-bit ARM Cortex-M3 microcontroller in LQFP100 package, featuring 256 KB Flash, 64 KB SRAM, dual CAN 2.0B interfaces, USB OTG FS with on-chip PHY, and 10/100 Ethernet MAC with IEEE 1588 support - deployed in industrial gateways requiring real-time protocol bridging and deterministic network timing.
For engineers reviewing the STM32F105VCT6TR datasheet, STM32F105VCT6TR pinout, STM32F105VCT6TR application, or STM32F105VCT6TR equivalent, key selection criteria include Ethernet MAC + dual CAN coexistence, USB OTG host/device capability, 72 MHz real-time execution, and 100-pin LQFP thermal/mechanical suitability for convection-cooled control boards.
Technical Context
The device integrates a single ARM Cortex-M3 core with Harvard bus architecture, supporting 72 MHz operation at 1.25 DMIPS/MHz and hardware division/multiplication - enabling deterministic interrupt latency under 12 cycles for CAN/Ethernet frame processing. Its memory subsystem includes 256 KB of Flash with error correction and 64 KB of SRAM with parity protection.
Connectivity peripherals are independently clocked and DMA-mapped: the 10/100 Ethernet MAC uses dedicated 4 KB SRAM and DMA channel with MII/RMII physical layer support; dual CAN controllers each have 512 bytes of dedicated SRAM and full 2.0B Active compliance including FIFO buffering and timestamping.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM Cortex-M3 @ 72 MHz - delivers 90 DMIPS real-time throughput for concurrent CAN+Ethernet stack execution |
| Flash / SRAM | 256 KB Flash (with ECC), 64 KB SRAM (with parity) - supports secure firmware updates and runtime data integrity |
| Ethernet Interface | 10/100 MAC with IEEE 1588 hardware timestamping, MII/RMII, 4 KB dedicated SRAM - enables sub-microsecond time synchronization in industrial automation |
| CAN Interfaces | 2 × CAN 2.0B Active controllers, each with 512-byte dedicated SRAM - allows simultaneous CANopen and J1939 communication without CPU overhead |
| USB Interface | USB 2.0 Full-Speed OTG with on-chip PHY, HNP/SRP/ID support, 1.25 KB dedicated SRAM - enables dual-role device/host operation in field-programmable edge nodes |
| Analog Peripherals | 2 × 12-bit ADCs (16-channel, 1 µs conversion), 2 × 12-bit DACs, temperature sensor - supports closed-loop motor control with analog feedback |
| Timers | 10 timers including 4 × 16-bit general-purpose (IC/OC/PWM), 1 × motor-control PWM with dead-time, 2 × watchdogs - meets IEC 61800-5-2 functional safety timing requirements |
Pinout & Package
LQFP100 package (14 × 14 mm, 0.5 mm pitch), RoHS-compliant, rated for industrial temperature range (–40°C to +85°C).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD/VSS | Core & I/O power supply pair | Separate 3.3 V domains enable noise isolation between analog/digital sections; 5 V-tolerant I/Os simplify level-shifting in mixed-voltage systems |
| PA0–PA15, PB0–PB15, etc. | General-purpose I/O bank | 80 total I/Os, all mappable to 16 EXTI lines; nearly all pins support 5 V tolerance - simplifies interface to legacy industrial sensors and actuators |
| PA11/PA12 | USB DP/DM | Dedicated full-speed USB transceiver pins with integrated pull-ups - eliminates external PHY and reduces BOM count for compact OTG designs |
| PC1/PC4/PC5 | Ethernet MII signals | MII interface pins (TXD0–TXD3, RXD0–RXD3, TX_EN, RX_DV) - direct connection to standard Ethernet PHY ICs without glue logic |
| PB8/PB9 | CAN1_RX/CAN1_TX | Dual CAN transceiver interface with programmable slew rate - supports robust differential signaling over long cable runs in factory-floor environments |
| PD5/PD6 | CAN2_RX/CAN2_TX | Second independent CAN bus interface - enables gateway functionality between disparate CAN networks (e.g., vehicle chassis and body domain) |
Key Features
| Feature | Design Value |
|---|---|
| Embedded Trace Macrocell (ETM) | Real-time instruction trace via SWD port - enables non-intrusive debugging of time-critical CAN/Ethernet ISR sequences |
| CRC calculation unit | Hardware-accelerated CRC-32 generation - offloads checksum computation from CPU during firmware OTA updates and packet validation |
| Remappable peripherals | All major interfaces (USART, SPI, I2C, CAN, USB, Ethernet) support alternate function remapping - improves PCB routing flexibility and reduces layer count |
| Programmable voltage detector (PVD) | Configurable threshold monitoring on VDD - triggers early warning interrupt before brown-out, allowing graceful shutdown of Ethernet/CAN buffers |
| Temperature sensor | Calibrated on-die sensor (±1.5°C accuracy) - enables thermal derating of Ethernet PHY driver strength and CAN bit timing compensation |
Applications
| Industrial Ethernet Gateway | Automotive Diagnostic Tool |
|---|---|
Use Scenario: Protocol translation between Modbus TCP and CANopen in PLC backplane networks. IC Role / Device Role / Timing Role: Central MCU executing dual-stack networking, managing Ethernet MAC DMA and CAN message filtering/timestamping. Use Value: Integrated IEEE 1588 timestamping and dual CAN buffers eliminate need for external timing ICs and reduce latency jitter below 500 ns. |
Use Scenario: Handheld OBD-II scanner supporting UDS, KWP2000, and DoIP protocols over USB-C and Wi-Fi bridge. IC Role / Device Role / Timing Role: USB OTG host controlling diagnostic dongle while simultaneously running CAN FD (via external transceiver) and Ethernet for remote cloud upload. Use Value: Dual CAN controllers and USB OTG enable concurrent vehicle bus access and PC/cloud connectivity without multiplexing delays. |
| Energy Meter Data Concentrator | Building Automation Controller |
Use Scenario: Aggregating pulse-count and RS-485 meter data across 16+ endpoints into DLMS/COSEM-compliant Ethernet frames. IC Role / Device Role / Timing Role: Real-time scheduler managing 10+ UARTs (for meter polling), Ethernet MAC, and AES-128 encryption engine. Use Value: 64 KB SRAM with parity ensures data integrity during burst uploads; hardware CRC accelerates DLMS frame signing. |
Use Scenario: BACnet/IP and KNX IP gateway interfacing with HVAC, lighting, and security subsystems via multiple field buses. IC Role / Device Role / Timing Role: Deterministic Ethernet MAC handling BACnet MSTP-to-IP bridging while servicing 5× USARTs for legacy BACnet MS/TP devices. Use Value: Dedicated Ethernet SRAM and DMA prevent packet loss during high-priority alarm forwarding; remappable pins simplify multi-bus PCB layout. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar connectivity-focused microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32F107VCT6 | Identical pinout and peripheral set, but lacks USB OTG host capability (USB device only); same Ethernet/CAN specs | Suitable for endpoint nodes where USB is receiver-only (e.g., firmware updater dongles), not bidirectional tools | Select when USB host functionality is unnecessary and cost reduction is prioritized over OTG flexibility |
| STM32F407VGT6 | ARM Cortex-M4F core @ 168 MHz, FPU, 1 MB Flash, no native Ethernet MAC (requires external PHY + software stack), dual CAN retained | Better for math-intensive tasks (FFT-based power quality analysis), but adds latency and complexity to Ethernet implementation | Choose when floating-point DSP capability outweighs integrated Ethernet determinism and BOM simplicity |
Compared with STM32F107VCT6, the STM32F105VCT6TR adds USB OTG host mode and retains identical Ethernet/CAN performance; versus STM32F407VGT6, it trades raw compute for guaranteed low-latency, hardware-accelerated Ethernet and simpler certification path in industrial networking.
Availability
STM32F105VCT6TR is available at Aetrix Electronics and suitable for industrial gateways, automotive diagnostic tools, energy meter concentrators, and building automation controllers requiring stable component supply across extended product lifecycles.
Supply support for STM32F105VCT6TR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, specializing in microcontrollers, power management, and automotive-grade ICs with ISO 9001 and IATF 16949 certified manufacturing.
The STM32F105xx series belongs to ST's Connectivity Line - designed specifically for embedded applications demanding integrated high-speed wired interfaces (Ethernet, dual CAN, USB OTG) without external co-processors or PHYs.
FAQ
Does STM32F105VCT6TR support IEEE 1588 Precision Time Protocol in hardware?
Yes. The integrated 10/100 Ethernet MAC includes dedicated hardware timestamping logic for transmit and receive frames, supporting IEEE 1588-2008 PTP event messages with sub-microsecond resolution. Timestamp registers are accessible via APB2, and synchronization is maintained independently of CPU load or interrupt latency.
What is the maximum achievable CAN bit rate with STM32F105VCT6TR?
The dual CAN controllers support bit rates up to 1 Mbps under standard conditions (SJW=1, BS1=6, BS2=7, BRP=2 at 36 MHz APB1 clock). At 72 MHz system clock, the CAN prescaler allows precise tuning down to 1 kbps, validated per ISO 11898-1 for both dominant and recessive phase matching.
Can the USB OTG interface operate in host mode without an external VBUS sensing circuit?
No. Host mode requires VBUS detection and current limiting per USB specification. The STM32F105VCT6TR provides VBUS sensing input (PA9) and ID pin (PA10), but external circuitry - including VBUS discharge resistor, overcurrent protection, and 5 V supply switching - must be implemented per ST Application Note AN2827.
Is the LQFP100 package of STM32F105VCT6TR compatible with reflow profiles for lead-free assembly?
Yes. The device is qualified for standard Pb-free reflow per JEDEC J-STD-020D, with peak temperature of 260°C for 30 seconds maximum. Moisture sensitivity level is MSL3, requiring bake-out if exposed to ambient >30°C/60% RH for more than 168 hours before reflow.
STM32F105VCT6TR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 100-LQFP
- Series:
- STM32F1
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Verified
- Core Processor:
- ARM® Cortex®-M3
- Core Size:
- 32-Bit Single-Core
- Speed:
- 72MHz
- Connectivity:
- CANbus, I2C, IrDA, LINbus, SPI, UART/USART, USB OTG
- Peripherals:
- DMA, POR, PWM, Voltage Detect, WDT
- Number of I/O:
- 80
- Program Memory Size:
- 256KB (256K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 64K x 8
- Voltage - Supply (Vcc/Vdd):
- 2V ~ 3.6V
- Data Converters:
- A/D 16x12b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32F105VCT6TR FAQ
1.How can I place an order for STM32F105VCT6TR through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32F105VCT6TR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32F105VCT6TR reliable?
The price and inventory of STM32F105VCT6TR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32F105VCT6TR is usually 5 days.
3.What payment methods are accepted for STM32F105VCT6TR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32F105VCT6TR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32F105VCT6TR?
STM32F105VCT6TR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32F105VCT6TR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32F105VCT6TR?
For technical support, including STM32F105VCT6TR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32F105VCT6TR requirements.
6.How does Aetrix verify that STM32F105VCT6TR is sourced from the original manufacturer or authorized distributors?
All STM32F105VCT6TR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32F105VCT6TR meets industry standards.
7.What is the process for return or replacement of STM32F105VCT6TR?
All STM32F105VCT6TR units undergo pre-shipment inspection (PSI). If there is an issue with STM32F105VCT6TR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32F105VCT6TR part is unused and in its original packaging.
Return procedure for STM32F105VCT6TR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32F105VCT6TR Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
