My Inquiry
My Account
STMicroelectronics STM32F105VCT6W
- Part No.:
- STM32F105VCT6W
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
STM32F105VCT6W.pdf
- Description:
- IC MCU 32BIT 256KB FLASH 100LQFP
- Quantity:
- Payment:
- Shipping:
Inventory:508
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32F105VCT6W from STMicroelectronics is a 32-bit ARM Cortex-M3 microcontroller in LQFP100 package, featuring 256 KB Flash, 64 KB SRAM, dual CAN 2.0B interfaces, USB OTG FS with on-chip PHY, and 10/100 Ethernet MAC with IEEE 1588 support - deployed in industrial gateways requiring real-time protocol bridging and deterministic network timing.
For engineers reviewing the STM32F105VCT6W datasheet, STM32F105VCT6W pinout, STM32F105VCT6W application, or STM32F105VCT6W equivalent, key selection criteria include Ethernet MAC + dual CAN coexistence, 72 MHz deterministic execution, 2×12-bit ADCs with 1 µs conversion, USB OTG host/device capability, and 51 I/Os with 5 V tolerance for mixed-voltage system interfacing.
Technical Context
The STM32F105VCT6W integrates a single ARM Cortex-M3 core with Harvard bus architecture, supporting Thumb-2 instruction set and hardware division, delivering 1.25 DMIPS/MHz at 72 MHz with zero-wait-state Flash access. Its nested vectored interrupt controller (NVIC) supports up to 68 interrupt channels with programmable priority levels.
It implements two independent CAN 2.0B controllers with 512 bytes of dedicated SRAM, a full-speed USB OTG FS controller with HNP/SRP/ID support and 1.25 KB SRAM, and a 10/100 Ethernet MAC with dedicated DMA engine, MII/RMII physical layer support, and IEEE 1588 timestamping logic for precision time synchronization.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM Cortex-M3 @ 72 MHz, 1.25 DMIPS/MHz - enables real-time deterministic control loops with sub-µs interrupt latency. |
| Memory | 256 KB Flash + 64 KB SRAM - sufficient for dual-protocol stacks (CAN + Ethernet) plus application firmware in single-chip deployment. |
| Connectivity | Dual CAN 2.0B, USB OTG FS, 10/100 Ethernet MAC - allows simultaneous fieldbus (CANopen/DeviceNet) and IP-based (TCP/IP) communication without external bridge ICs. |
| Analog Peripherals | 2×12-bit ADCs (16 ch, 1 µs), 2×12-bit DACs - supports closed-loop motor control with synchronized current/voltage sensing and analog actuator output. |
| Timers | 10 timers including 4×16-bit general-purpose, 1×motor-control PWM with dead-time, 2×watchdog - enables multi-axis motion control with emergency stop and precise PWM generation. |
| I/O & Voltage | 51 GPIOs (5 V-tolerant), 2.0–3.6 V supply - interfaces directly with legacy 5 V logic and industrial sensors without level-shifting circuitry. |
| Clock Sources | 3–25 MHz HSE, 8 MHz HSI, 40 kHz LSI, 32 kHz LSE - supports RTC operation during Stop mode and robust clock redundancy for fail-safe timing. |
Pinout & Package
LQFP100 package (14 × 14 mm, 0.5 mm pitch), RoHS-compliant, operating temperature range –40 °C to +85 °C.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VSS | Power supply and ground | Dedicated analog/digital power domains with separate decoupling requirements per datasheet Section 5.3.6. |
| PA0–PA15, PB0–PB15, PC0–PC15, PD0–PD15, PE0–PE15 | General-purpose I/O | 51 configurable pins with remappable alternate functions; all support external interrupts and most are 5 V-tolerant. |
| PA11/PA12 | USB DP/DM | Dedicated full-speed USB OTG differential pair with integrated transceiver - no external PHY required. |
| PA13/PA14/PA15 | SWDIO/SWCLK/NRST | Serial Wire Debug interface - enables non-intrusive debugging and programming with minimal pin overhead. |
| PH0/PH1 | HSE_IN/HSE_OUT | External crystal oscillator input/output for main system clock - supports 3–25 MHz crystals for stable high-frequency timing. |
| PC1/PC4/PC5 | ETH_MDC/ETH_MDIO/ETH_CRS_DV | Ethernet MAC management and data interface signals - connects directly to external PHY via RMII or MII. |
| PB8/PB9 | CAN1_RX/CAN1_TX | First CAN 2.0B transceiver interface - supports bit rates up to 1 Mbps with programmable timing quanta. |
| PD0/PD1 | CAN2_RX/CAN2_TX | Second independent CAN 2.0B interface - enables dual-bus topology (e.g., diagnostics + control) with isolated message filtering. |
Key Features
| Feature | Design Value |
|---|---|
| IEEE 1588 Precision Time Protocol support | Hardware timestamping in Ethernet MAC enables sub-microsecond clock synchronization for distributed control systems. |
| Dual CAN with 512-byte dedicated SRAM | Independent message RAM per CAN controller eliminates software arbitration bottlenecks in high-throughput CAN FD-ready applications. |
| USB OTG FS with on-chip PHY | Integrated transceiver reduces BOM count and PCB area - supports device/host/OTG roles without external USB PHY chip. |
| Remappable alternate functions | All communication peripherals (USART, SPI, I2C, CAN, USB, ETH) can be assigned to multiple GPIO banks - maximizes layout flexibility and signal integrity. |
| Temperature sensor + VREFINT | On-die temperature sensor (±1.5 °C accuracy) and internal reference voltage enable self-calibrating analog measurements without external components. |
Applications
| Industrial Ethernet Gateway | Automotive Diagnostic Tool |
|---|---|
|
Use Scenario: Protocol translation between CAN-based vehicle ECUs and Ethernet-based diagnostic servers in workshop environments. IC Role / Device Role / Timing Role: Dual-CAN + Ethernet MCU acting as real-time bridge with IEEE 1588-synchronized logging and USB OTG host for flash tool connectivity. Use Value: Eliminates need for discrete CAN controller + Ethernet PHY + USB transceiver - reduces component count by ≥7 and board area by 35%. |
Use Scenario: Handheld OBD-II scanner supporting UDS, KWP2000, and DoIP protocols across multiple vehicle brands. IC Role / Device Role / Timing Role: Central protocol processor managing concurrent CAN bus monitoring, USB CDC virtual COM port, and Ethernet DoIP session handling. Use Value: Single-chip solution delivers <100 µs CAN frame latency and <5 ms DoIP response time - meets ISO 13400-2 timing compliance. |
| Programmable Logic Controller (PLC) I/O Module | Energy Meter Communication Hub |
|
Use Scenario: DIN-rail mounted remote I/O module collecting analog/digital sensor data and forwarding via EtherCAT or Modbus TCP. IC Role / Device Role / Timing Role: Deterministic real-time controller executing cyclic I/O scans while maintaining Ethernet and CAN master/slave stacks. Use Value: 72 MHz Cortex-M3 with 10 timers ensures ≤100 µs jitter on 1 kHz I/O update cycles - satisfies IEC 61131-3 cycle time requirements. |
Use Scenario: Smart meter concentrator aggregating data from RS-485-connected meters and transmitting via GPRS/Ethernet to utility backend. IC Role / Device Role / Timing Role: Dual-communication hub running Modbus RTU over CAN and DLMS/COSEM over TCP/IP simultaneously. Use Value: Integrated dual CAN + Ethernet + USB enables field firmware updates via USB stick while maintaining live meter data streaming over CAN and Ethernet. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar connectivity-focused microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32F107VCT6 | Same package and pinout; identical peripherals except lacks USB OTG FS controller and embedded PHY - requires external USB transceiver. | Suitable only where USB host/device functionality is not required; lower BOM cost but higher design complexity for USB. | Select when Ethernet + dual CAN is primary requirement and USB is omitted to reduce cost and simplify certification. |
| NXP LPC1788FBD208 | ARM Cortex-M3 @ 120 MHz, 512 KB Flash, 64 KB SRAM, Ethernet MAC + USB 2.0 HS OTG, but only single CAN 2.0A controller. | Higher CPU performance and USB HS capability, but lacks second CAN channel and IEEE 1588 hardware support. | Prefer for bandwidth-intensive applications (e.g., audio streaming over USB) where dual CAN is not mandatory. |
Compared with STM32F107VCT6, the STM32F105VCT6W adds integrated USB OTG FS PHY and retains identical Ethernet + dual CAN capabilities; versus LPC1788FBD208, it trades USB HS and higher clock speed for guaranteed dual CAN 2.0B and IEEE 1588 timestamping - critical for time-sensitive industrial networking.
Availability
STM32F105VCT6W is available at Aetrix Electronics and suitable for industrial gateways, automotive diagnostic tools, PLC I/O modules, and smart energy meter hubs requiring stable component supply across extended product lifecycles.
Supply support for STM32F105VCT6W includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, sensors, and analog devices for industrial, automotive, and consumer markets.
The STM32F105xx series belongs to ST's Connectivity Line - engineered specifically for embedded applications demanding simultaneous high-speed wired interfaces (Ethernet, USB, CAN) with deterministic real-time processing and low-power operation.
FAQ
What is the maximum operating frequency and Flash memory size of the STM32F105VCT6W?
The STM32F105VCT6W operates at a maximum CPU frequency of 72 MHz with zero-wait-state access to its 256 KB on-chip Flash memory. This enables deterministic real-time execution of protocol stacks and application code without performance throttling under typical industrial voltage and temperature conditions.
Does the STM32F105VCT6W support IEEE 1588 Precision Time Protocol?
Yes - the integrated 10/100 Ethernet MAC includes dedicated hardware timestamping logic compliant with IEEE 1588-2008. It captures transmit/receive packet timestamps with sub-microsecond resolution, enabling precise clock synchronization in distributed control networks without external timing ICs.
How many CAN interfaces does the STM32F105VCT6W provide, and what is their specification?
The STM32F105VCT6W integrates two independent CAN 2.0B Active controllers, each with 512 bytes of dedicated SRAM for message objects. Both support bit rates up to 1 Mbps, programmable timing quanta, and full mailbox filtering - enabling dual-bus architectures such as diagnostics + control or redundant safety channels.
Is USB OTG functionality available without external components?
Yes - the STM32F105VCT6W includes a full-speed USB OTG FS controller with an integrated PHY, supporting device, host, and OTG roles. PA11 (DP) and PA12 (DM) connect directly to a USB connector; no external transceiver or level shifter is required for standard USB 2.0 FS operation.
STM32F105VCT6W Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 100-LQFP
- Series:
- STM32F1
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Verified
- Core Processor:
- ARM® Cortex®-M3
- Core Size:
- 32-Bit Single-Core
- Speed:
- 72MHz
- Connectivity:
- CANbus, I2C, IrDA, LINbus, SPI, UART/USART, USB OTG
- Peripherals:
- DMA, POR, PWM, Voltage Detect, WDT
- Number of I/O:
- 80
- Program Memory Size:
- 256KB (256K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 64K x 8
- Voltage - Supply (Vcc/Vdd):
- 2V ~ 3.6V
- Data Converters:
- A/D 16x12b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32F105VCT6W FAQ
1.How can I place an order for STM32F105VCT6W through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32F105VCT6W on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32F105VCT6W reliable?
The price and inventory of STM32F105VCT6W are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32F105VCT6W is usually 5 days.
3.What payment methods are accepted for STM32F105VCT6W?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32F105VCT6W transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32F105VCT6W?
STM32F105VCT6W orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32F105VCT6W order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32F105VCT6W?
For technical support, including STM32F105VCT6W datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32F105VCT6W requirements.
6.How does Aetrix verify that STM32F105VCT6W is sourced from the original manufacturer or authorized distributors?
All STM32F105VCT6W products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32F105VCT6W meets industry standards.
7.What is the process for return or replacement of STM32F105VCT6W?
All STM32F105VCT6W units undergo pre-shipment inspection (PSI). If there is an issue with STM32F105VCT6W, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32F105VCT6W part is unused and in its original packaging.
Return procedure for STM32F105VCT6W:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32F105VCT6W Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
