STMicroelectronics STM32F303CBT6
- Part No.:
- STM32F303CBT6
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 48-LQFP
- Datasheet:
-
STM32F303CBT6.pdf
- Description:
- IC MCU 32BIT 128KB FLASH 48LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:6,738
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32F303CBT6 from STMicroelectronics is an Arm® Cortex®-M4 32-bit microcontroller with FPU, operating up to 72 MHz, featuring 128 KB Flash, 40 KB SRAM (with HW parity on first 16 KB), four 12-bit ADCs (0.2 µs conversion), two 12-bit DACs, seven rail-to-rail comparators, and four programmable operational amplifiers - deployed in industrial motor control and analog-sensor signal conditioning systems.
For engineers reviewing the STM32F303CBT6 datasheet, STM32F303CBT6 pinout, STM32F303CBT6 application, or STM32F303CBT6 equivalent, key selection criteria include integrated analog front-end capability (PGA/OPAMP/COMP/DAC), CAN 2.0B interface support, capacitive touch sensing (24 channels), and dual-voltage domain operation (VDDA 2.4–3.6 V, VDD 2.0–3.6 V).
Technical Context
The device integrates a Cortex-M4 core with hardware floating-point unit and memory protection unit (MPU), enabling deterministic real-time execution of DSP-intensive algorithms such as field-oriented control (FOC) and sensor fusion. Its interconnect matrix decouples peripheral bus arbitration from CPU timing, supporting concurrent high-bandwidth analog acquisition and communication.
It implements a multi-domain power architecture: separate VDDA (2.4–3.6 V) for analog peripherals ensures noise immunity during simultaneous high-speed ADC sampling (up to 39 channels) and DAC output, while VDD (2.0–3.6 V) powers digital logic and I/Os - all coordinated via a programmable voltage detector (PVD) and POR/PDR circuitry.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M4 with FPU, 72 MHz max, 90 DMIPS, single-cycle multiply/HW divide - enables real-time motor control loop execution in ≤1 µs. |
| Flash Memory | 128 KB, 0.9 µs access time at 72 MHz - sufficient for dual-bank firmware updates and safety-critical code partitioning. |
| SRAM | 40 KB total: 16 KB with hardware parity check + 8 KB CCM SRAM (instruction/data bus) - supports ECC-protected critical variables and zero-wait-state code execution. |
| ADC | Four 12-bit ADCs, 0.2 µs conversion, 39-channel multiplexing, differential/single-ended input - allows synchronized sampling across multiple current/voltage sensors in 3-phase inverters. |
| DAC | Two 12-bit DACs, monotonicity guaranteed, 1 µs settling - suitable for precision reference generation and analog waveform synthesis. |
| OPAMP/PGA | Four rail-to-rail op-amps configurable as programmable-gain amplifiers (1–100×), all terminals accessible - eliminates external signal-conditioning ICs in sensor interfaces. |
| CAN Interface | CAN 2.0B Active controller with dedicated TX/RX FIFOs - supports robust industrial fieldbus communication without CPU overhead. |
Pinout & Package
LQFP64 (10 × 10 mm, 0.5 mm pitch) package with exposed thermal pad; 64-pin quad flat lead frame optimized for mixed-signal PCB layout and thermal dissipation in compact industrial modules.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VSS | Digital power supply / ground | Core logic and I/O domain (2.0–3.6 V); requires local 100 nF + 4.7 µF decoupling per VDD pair. |
| VDDA, VSSA | Analog power supply / ground | Independent 2.4–3.6 V domain for ADC/DAC/OPAMP/COMP - must be filtered separately from digital rails. |
| PA0–PA15, PB0–PB15, etc. | General-purpose I/O | Up to 87 fast I/Os; most 5 V-tolerant, all mappable to EXTI - enables flexible peripheral routing and legacy interface compatibility. |
| PA1, PA2, PA3, PA4 | ADC1_IN1, ADC1_IN2, ADC1_IN3, ADC1_IN4 | Dedicated analog inputs for first ADC; support differential mode and internal temperature sensor/VREFINT monitoring. |
| PA4, PA5 | DAC1_OUT, DAC2_OUT | Direct analog output pins; require external buffer if driving >100 kΩ load or >100 pF capacitance. |
| PA11, PA12 | USB_DM, USB_DP | Full-speed USB 2.0 physical layer; require 1.5 kΩ pull-up on DP for device enumeration - no external transceiver needed. |
| PB8, PB9 | CAN_RX, CAN_TX | Dedicated CAN 2.0B transceiver interface; support slew-rate control and silent mode for bus diagnostics. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated Analog Front-End | Four OPAMPs usable as PGAs (gain 1–100×), seven comparators, two DACs, four ADCs - replaces discrete signal-chain components in cost-sensitive motor drives. |
| Capacitive Touch Sensing | 24-channel TSC supporting touchkey, linear, and rotary sensors - enables HMI integration without external touch controller IC. |
| Advanced Timers | Two 16-bit advanced-control timers (TIM1/TIM8) with 6-channel PWM, deadtime insertion, and emergency stop - essential for 3-phase inverter gate drive timing. |
| Low-Power Operation | Stop mode current <1.5 µA (typ), Wakeup from Stop in <5 µs - suitable for battery-backed industrial nodes requiring periodic sensor polling. |
| Debug & Trace | Serial Wire Debug (SWD), ETM trace macrocell, 96-bit unique ID - enables secure firmware authentication and real-time instruction-level profiling. |
Applications
| Industrial Motor Control | Smart Sensor Node |
|---|---|
Use Scenario: Closed-loop control of BLDC/PMSM motors in HVAC blowers and pump drives using field-oriented control (FOC). IC Role / Device Role / Timing Role: Real-time execution of FOC algorithm (PWM generation, ADC sampling, Clarke/Park transforms) with sub-microsecond jitter. Use Value: Integrated advanced timers with deadtime control and synchronized ADC triggers eliminate external timing ICs and reduce BOM count by ≥3 components. | Use Scenario: Multi-parameter environmental monitoring (temperature, humidity, pressure) with local analog signal conditioning and wireless telemetry. IC Role / Device Role / Timing Role: Simultaneous acquisition from 8+ analog sensors via four ADCs, PGA gain adjustment per channel, and low-power periodic wake-up. Use Value: On-chip OPAMPs configured as PGAs enable direct connection of millivolt-output sensors (e.g., thermopiles), removing need for external instrumentation amps. |
| Human-Machine Interface | Industrial CAN Gateway |
Use Scenario: Touch-enabled operator panel with slider, rotary encoder, and proximity detection on a single PCB. IC Role / Device Role / Timing Role: Capacitive touch sensing (TSC) with built-in debounce, noise filtering, and auto-calibration - driven by dedicated hardware state machine. Use Value: 24-channel TSC supports up to 12 independent touch keys or 2 rotary sliders without external controller, reducing system latency and firmware complexity. | Use Scenario: Protocol translation between Modbus RTU (RS-485) and CANopen networks in factory automation edge devices. IC Role / Device Role / Timing Role: Dual-interface coordination: USART with IrDA/LIN support for serial master, CAN 2.0B controller for fieldbus slave - managed via DMA and NVIC prioritization. Use Value: Hardware CAN FIFO and programmable bit timing allow reliable 500 kbps operation under EMI stress, eliminating software-based bit-banging overhead. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32F303RCT6 | 256 KB Flash, 48 KB SRAM, LQFP64 - same peripheral set but higher memory density. | Required for larger firmware images (e.g., embedded web server, OTA update stack). | Select when application code size exceeds 128 KB or requires extended data logging buffers. |
| STM32G431KBT6 | Cortex-M4 @ 170 MHz, 128 KB Flash, 32 KB SRAM, enhanced analog (3x OPAMP, 3x COMP), no CAN. | Better analog performance and higher CPU throughput, but lacks CAN interface. | Choose for pure analog-intensive applications (e.g., precision power supply control) where CAN is unnecessary. |
Compared with STM32F303RCT6, the CB variant trades memory headroom for cost-sensitive volume production; versus STM32G431KBT6, it retains CAN 2.0B at lower clock speed - making it optimal for CAN-based motor control where deterministic timing outweighs raw compute throughput.
Availability
STM32F303CBT6 is available at Aetrix Electronics and suitable for industrial motor control, smart sensor nodes, human-machine interface panels, and CAN-based gateway modules requiring stable component supply across multi-year production cycles.
Supply support for STM32F303CBT6 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, MEMS, and automotive-grade components since 1987.
The STM32F3 series targets cost-sensitive, analog-rich embedded applications - emphasizing integrated signal conditioning, real-time control, and industrial interface support (CAN, USB, capacitive touch) in a single chip.
FAQ
What is the maximum operating frequency and associated power supply requirement?
The STM32F303CBT6 achieves 72 MHz maximum CPU frequency when powered by VDD within 2.7–3.6 V. At 2.0–2.6 V, maximum frequency is reduced to 48 MHz per electrical specifications. VDDA must be ≥2.4 V for full analog peripheral functionality (ADC/DAC/OPAMP), and both supplies require independent decoupling per datasheet Section 6.1.6.
Does this MCU support hardware CRC calculation and memory protection?
Yes - it includes a dedicated CRC calculation unit compliant with IEEE-802.3 polynomial (0x04C11DB7) for fast checksum generation on data buffers or firmware images. It also integrates a Memory Protection Unit (MPU) supporting eight regions with configurable access permissions (read/write/execute) and subregion disable, enabling RTOS-based memory isolation for safety-critical tasks.
How many analog-to-digital converters does the STM32F303CBT6 have, and what are their key timing characteristics?
It integrates four independent 12-bit ADCs. Each supports programmable resolution (6/8/10/12 bits), with minimum conversion time of 0.20 µs at 12-bit resolution and 72 MHz APB2 clock. All four ADCs can be triggered synchronously via TIM8 or TIM1, enabling simultaneous sampling across up to 39 channels - critical for three-phase current reconstruction in motor control.
Is the LQFP64 package RoHS-compliant and suitable for lead-free reflow soldering?
Yes - the STM32F303CBT6 in LQFP64 (part number suffix 'T6') is RoHS-compliant and qualified for lead-free reflow per JEDEC J-STD-020D. Peak reflow temperature is 260 °C (max), with moisture sensitivity level (MSL) 3. Recommended profile follows ST's AN5085 guidelines: preheat (150–200 °C), soak (180–200 °C), reflow (235–245 °C peak), cooling ramp ≤6 °C/s.
STM32F303CBT6 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 48-LQFP
- Series:
- STM32F3
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M4
- Core Size:
- 32-Bit Single-Core
- Speed:
- 72MHz
- Connectivity:
- CANbus, I2C, IrDA, LINbus, SPI, UART/USART, USB
- Peripherals:
- DMA, I2S, POR, PWM, WDT
- Number of I/O:
- 37
- Program Memory Size:
- 128KB (128K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 32K x 8
- Voltage - Supply (Vcc/Vdd):
- 2V ~ 3.6V
- Data Converters:
- A/D 15x12b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32F303CBT6 FAQ
1.How can I place an order for STM32F303CBT6 through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32F303CBT6 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32F303CBT6 reliable?
The price and inventory of STM32F303CBT6 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32F303CBT6 is usually 5 days.
3.What payment methods are accepted for STM32F303CBT6?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32F303CBT6 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32F303CBT6?
STM32F303CBT6 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32F303CBT6 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32F303CBT6?
For technical support, including STM32F303CBT6 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32F303CBT6 requirements.
6.How does Aetrix verify that STM32F303CBT6 is sourced from the original manufacturer or authorized distributors?
All STM32F303CBT6 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32F303CBT6 meets industry standards.
7.What is the process for return or replacement of STM32F303CBT6?
All STM32F303CBT6 units undergo pre-shipment inspection (PSI). If there is an issue with STM32F303CBT6, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32F303CBT6 part is unused and in its original packaging.
Return procedure for STM32F303CBT6:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32F303CBT6 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

