STMicroelectronics STM32F303CBT7
- Part No.:
- STM32F303CBT7
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 48-LQFP
- Datasheet:
-
STM32F303CBT7.pdf
- Description:
- IC MCU 32BIT 128KB FLASH 48LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:2,114
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32F303CBT7 from STMicroelectronics is an Arm® Cortex®-M4 32-bit MCU with FPU, operating up to 72 MHz, featuring 128 KB Flash, 40 KB SRAM (with HW parity on first 16 KB), four 12-bit ADCs (0.20 µs conversion), two 12-bit DACs, seven rail-to-rail comparators, and four programmable-gain operational amplifiers. It integrates CAN 2.0B, USB 2.0 FS, five USART/UARTs, three SPIs (two with I2S), and capacitive touch sensing - deployed in industrial motor control, analog signal conditioning, and smart sensor nodes.
For engineers reviewing the STM32F303CBT7 datasheet, STM32F303CBT7 pinout, STM32F303CBT7 application, or STM32F303CBT7 equivalent, key selection criteria include its dual DAC + PGA + comparator analog subsystem, 72 MHz deterministic real-time performance with MPU, and LQFP48 package suitability for space-constrained embedded control designs requiring mixed-signal integration.
Technical Context
The STM32F303CBT7 implements a tightly coupled Cortex-M4 core with single-cycle multiply, hardware divide, and DSP extensions, supported by a memory protection unit (MPU) for secure task isolation. Its interconnect matrix enables concurrent peripheral access without bus contention, critical for real-time ADC sampling synchronized with PWM generation.
Analog subsystem coherency is enforced via shared VDDA (2.0–3.6 V) and dedicated reference paths: VREFINT for ADC/DAC calibration, VREFOPAMP for opamp gain stability, and separate 2.4–3.6 V supply for DACs and PGAs. The 24-channel capacitive sensing controller operates independently of CPU load using hardware-accelerated charge-transfer measurement.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M4 with FPU, 72 MHz max - delivers 90 DMIPS and deterministic interrupt latency for real-time control loops. |
| Flash / SRAM | 128 KB Flash + 40 KB SRAM (16 KB with HW parity) - supports robust firmware storage and safety-critical data buffering with error detection. |
| ADC Performance | Four 12-bit ADCs, 0.20 µs conversion time, 39-channel multiplexing - enables high-speed multi-sensor acquisition with simultaneous sampling capability. |
| DAC & Analog | Two 12-bit DACs (2.4–3.6 V supply); seven rail-to-rail comparators; four PGAs - forms integrated analog front-end for closed-loop actuator control and threshold monitoring. |
| Timers | 13 timers including two 16-bit advanced-control timers with 6-channel PWM, deadtime insertion, and emergency stop - essential for 3-phase motor gate driving. |
| Communication | CAN 2.0B, USB 2.0 FS, five USART/UARTs, three SPIs (two with I2S), two I2C Fast Mode Plus - supports industrial fieldbus connectivity and audio/sensor interface consolidation. |
| Package | LQFP48 (7 × 7 mm) - provides 37 GPIOs (including 5 V-tolerant), optimized for compact PCB layouts in cost-sensitive motor drives and HMI modules. |
Pinout & Package
LQFP48 package (7 × 7 mm, 0.5 mm pitch) with exposed thermal pad; 48-pin quad flat configuration supporting industrial temperature range (–40°C to +85°C).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDA | Core & analog power supply | Separate 2.0–3.6 V inputs enable noise-isolated analog operation; VDDA must be ≥ VDD for valid ADC/DAC reference integrity. |
| PA0–PA15, PB0–PB15, PC0–PC15, PD0–PD2 | General-purpose I/O | 37 total GPIOs; all mappable to external interrupts; multiple pins support 5 V-tolerance for legacy interface compatibility. |
| PA1, PA2, PA3, PA4, PA5, PA6, PA7 | Analog input channels | Direct connection to ADC1/ADC2; configurable as differential pairs or single-ended; support internal VREFINT/VBAT monitoring. |
| PA4, PA5 | DAC outputs | DAC1_OUT1 (PA4), DAC1_OUT2 (PA5) - buffered 12-bit voltage outputs with 1 µs settling time, usable for precision waveform generation. |
| PA0, PA1, PA2, PA3, PA6, PA7, PB0, PB1 | Comparator inputs | Seven rail-to-rail comparators (COMP1–COMP7); each with selectable hysteresis and window mode for robust level detection. |
| PA1, PA2, PA3, PA4, PA5, PA6, PA7, PB0, PB1, PB2, PC0–PC5 | Opamp terminals | Four PGAs (OPAMP1–OPAMP4); non-inverting/inverting inputs and output pins fully accessible for gain configuration (1–100×) and filtering. |
Key Features
| Feature | Design Value |
|---|---|
| Hardware CRC unit | Accelerates firmware image validation and communication packet checksums without CPU overhead. |
| Routine booster (CCM SRAM) | 8 KB tightly coupled SRAM on instruction/data bus with HW parity - improves deterministic execution of time-critical ISR code. |
| Capacitive sensing controller (TSC) | 24-channel hardware-accelerated touch engine supporting linear/radial sliders and proximity wake-up - eliminates host CPU polling burden. |
| Programmable voltage detector (PVD) | Configurable trip points (2.2–2.9 V) with interrupt generation - enables graceful shutdown or brown-out recovery in battery-powered systems. |
| Independent/Window watchdogs | Dual watchdog architecture (IWDG + WWDG) ensures fail-safe reset under both software hang and timing violation conditions. |
Applications
| Industrial Motor Control | Smart Sensor Node |
|---|---|
Use Scenario: 3-phase BLDC motor drive with current sensing, position feedback, and thermal monitoring. IC Role / Device Role / Timing Role: Real-time PWM generation (TIM1/TIM8), synchronized ADC sampling of phase currents, and analog comparator-based overcurrent fault detection. Use Value: Integrated advanced timers with deadtime control and fast comparators enable sub-microsecond fault response, eliminating external protection logic. |
Use Scenario: Battery-powered environmental sensor hub aggregating temperature, humidity, and gas readings with local edge processing. IC Role / Device Role / Timing Role: Low-power sensor interface (I2C/SPI), on-chip ADC/DAC for calibration, RTC with periodic wakeup from Stop mode. Use Value: 1.2 µA Stop mode current and hardware TSC reduce system-level power management complexity while enabling autonomous touch-triggered wake-up. |
| Medical Instrumentation | Human-Machine Interface (HMI) |
Use Scenario: Portable ECG monitor requiring analog front-end signal conditioning, noise rejection, and real-time R-peak detection. IC Role / Device Role / Timing Role: PGA-based instrumentation amplifier gain stage, 12-bit ADC oversampling, and comparator-driven QRS detection logic. Use Value: On-die PGAs with rail-to-rail input/output and matched offset drift eliminate discrete opamp matching requirements and improve channel-to-channel consistency. |
Use Scenario: Touch-enabled control panel for HVAC or lighting systems with slider, button, and proximity gesture support. IC Role / Device Role / Timing Role: Capacitive sensing controller (TSC) scanning electrodes, GPIO-driven LED indicators, and USB interface for configuration updates. Use Value: Hardware-accelerated TSC offloads 100% of touch scan processing, enabling <10 ms response latency and >95% CPU availability for UI rendering. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar mixed-signal microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32F303K8T6 | LQFP32 package (32-pin), 64 KB Flash, 16 KB SRAM, no DAC, only two comparators and one PGA. | Suitable for simpler analog monitoring tasks without waveform generation or multi-channel sensor fusion. | Select when board space and BOM cost are primary constraints and full analog subsystem is unnecessary. |
| STM32F072CBT6 | Cortex-M0 core (48 MHz), no FPU, no PGA or DAC, only one 12-bit ADC (1.0 µs), no CAN, USB only as device. | Targeted at basic control and communication functions where analog precision and real-time determinism are secondary. | Choose for cost-sensitive applications requiring USB CDC or I2C slave functionality without advanced analog processing. |
Compared with STM32F303K8T6 and STM32F072CBT6, the STM32F303CBT7 uniquely combines Cortex-M4 FPU performance, dual DACs, four PGAs, and CAN+USB connectivity in LQFP48 - making it the only option among the three capable of closed-loop motor control with integrated analog signal synthesis and fieldbus communication.
Availability
STM32F303CBT7 is available at Aetrix Electronics and suitable for industrial motor control, smart sensor nodes, medical instrumentation, and human-machine interface applications requiring stable component supply across extended production lifecycles.
Supply support for STM32F303CBT7 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader specializing in microcontrollers, power management, sensors, and automotive ICs, with manufacturing facilities across Europe, Asia, and North America.
The STM32F3 series targets cost-sensitive, analog-intensive embedded applications - designed to unify high-precision signal acquisition, real-time control, and connectivity in a single chip for industrial and consumer equipment.
FAQ
What is the maximum operating frequency and associated power supply requirement?
The STM32F303CBT7 achieves 72 MHz maximum CPU frequency when powered by VDD between 2.0 V and 3.6 V. At 3.6 V, typical active-mode current is 120 mA (Flash execution); voltage regulation must maintain VDDA within ±2% of VDD to ensure ADC/DAC linearity and comparator accuracy per datasheet Section 6.3.1.
Does the device support hardware-accelerated cryptographic operations?
No. The STM32F303CBT7 does not integrate a cryptographic processor or TRNG. It lacks AES, SHA, or PKA accelerators. Security relies on software libraries or external secure elements; however, its MPU supports memory region protection for basic firmware integrity enforcement.
Can the internal opamps be configured as standalone instrumentation amplifiers?
Yes. Each of the four opamps can be wired in programmable-gain amplifier (PGA) mode with gains from 1× to 100× using internal resistors. While not a monolithic instrumentation amplifier, cascading two opamps (one as diff-amp, one as PGA) achieves similar functionality with calibrated gain and offset trimming via factory-trimmed registers.
What debug interfaces are supported and what pins do they require?
The device supports Serial Wire Debug (SWD) using SWCLK (PA14) and SWDIO (PA13), plus JTAG (TCK, TMS, TDI, TDO, nTRST) - all share GPIO pins. SWD is recommended for minimal pin count; JTAG requires five pins but enables full ETM trace. No external pull-ups are needed as internal ones are enabled during reset.
STM32F303CBT7 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 48-LQFP
- Series:
- STM32F3
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M4
- Core Size:
- 32-Bit Single-Core
- Speed:
- 72MHz
- Connectivity:
- CANbus, I2C, IrDA, LINbus, SPI, UART/USART, USB
- Peripherals:
- DMA, I2S, POR, PWM, WDT
- Number of I/O:
- 37
- Program Memory Size:
- 128KB (128K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 32K x 8
- Voltage - Supply (Vcc/Vdd):
- 2V ~ 3.6V
- Data Converters:
- A/D 15x12b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32F303CBT7 FAQ
1.How can I place an order for STM32F303CBT7 through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32F303CBT7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32F303CBT7 reliable?
The price and inventory of STM32F303CBT7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32F303CBT7 is usually 5 days.
3.What payment methods are accepted for STM32F303CBT7?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32F303CBT7 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32F303CBT7?
STM32F303CBT7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32F303CBT7 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32F303CBT7?
For technical support, including STM32F303CBT7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32F303CBT7 requirements.
6.How does Aetrix verify that STM32F303CBT7 is sourced from the original manufacturer or authorized distributors?
All STM32F303CBT7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32F303CBT7 meets industry standards.
7.What is the process for return or replacement of STM32F303CBT7?
All STM32F303CBT7 units undergo pre-shipment inspection (PSI). If there is an issue with STM32F303CBT7, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32F303CBT7 part is unused and in its original packaging.
Return procedure for STM32F303CBT7:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32F303CBT7 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

