My Inquiry
My Account
STMicroelectronics STM32F303K6T6
- Part No.:
- STM32F303K6T6
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 32-LQFP
- Datasheet:
-
STM32F303K6T6.pdf
- Description:
- IC MCU 32BIT 32KB FLASH 32LQFP
- Quantity:
- Payment:
- Shipping:
Inventory:1,500
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32F303K6T6 from STMicroelectronics is a 32-bit Arm® Cortex®-M4 microcontroller with FPU, operating up to 72 MHz, featuring 64 KB Flash, 16 KB SRAM (12 KB + 4 KB CCM), dual 12-bit ADCs (21-channel, 0.20 µs conversion), three 12-bit DACs, and one rail-to-rail operational amplifier - deployed in motor control, analog signal conditioning, and capacitive touch HMI systems.
For engineers reviewing the STM32F303K6T6 datasheet, STM32F303K6T6 pinout, STM32F303K6T6 application, or STM32F303K6T6 equivalent, key selection criteria include integrated analog peripherals (ADC/DAC/OPAMP/COMP), 51 GPIOs with interrupt mapping, CAN 2.0B interface, and LQFP32 package compatibility for space-constrained industrial control designs.
Technical Context
The device integrates an Arm Cortex-M4 core with single-cycle multiply and hardware divide, delivering 90 DMIPS at 72 MHz. Its interconnect matrix enables concurrent peripheral access without bus contention, supporting real-time deterministic response in closed-loop control.
Analog subsystem includes three ultra-fast comparators (20 ns propagation delay), one programmable-gain op-amp (PGA mode), and 18-channel capacitive sensing controller - all sharing a dedicated 2.4–3.6 V analog supply domain with independent VDDA regulation and hardware parity-checked SRAM for safety-critical data buffering.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M4 with FPU, 72 MHz max, 90 DMIPS - enables real-time DSP operations (e.g., motor FOC, sensor fusion) without external co-processor. |
| Flash / SRAM | 64 KB Flash (72 MHz read), 16 KB SRAM (12 KB main + 4 KB CCM with HW parity) - supports robust firmware storage and safety-critical variable retention. |
| ADC | Dual 12-bit ADCs, 21 channels total, 0.20 µs conversion time, 0–3.6 V range - allows simultaneous sampling of multiple analog sensors (e.g., current/voltage/temperature in motor drives). |
| DAC & OPAMP | Three 12-bit DACs + one rail-to-rail op-amp configurable as PGA - enables precision analog output generation and signal amplification within same chip (e.g., feedback loop reference generation). |
| Timers | 11 timers including 32-bit TIM2, 16-bit advanced-control TIM1 (6 PWM + deadtime), and two basic timers for DAC triggering - supports complex PWM modulation and encoder-based position control. |
| Communication | CAN 2.0B, 3× USART (one with ISO7816/LIN/IrDA), I²C (Fast-mode+), SPI - meets industrial fieldbus and human-machine interface connectivity requirements. |
| Package | LQFP32 (7 × 7 mm), 32-pin, ECOPACK®2 compliant - provides compact footprint with full GPIO accessibility for cost-sensitive embedded control PCBs. |
Pinout & Package
LQFP32 package with 0.8 mm pitch, 7 × 7 mm body, exposed thermal pad (not electrically connected), RoHS-compliant and ECOPACK®2 certified.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDA | Core & Analog Power Supply | 2.0–3.6 V digital/analog supply; separate VDDA required for ADC/DAC/OPAMP accuracy and noise immunity. |
| VSS, VSSA | Digital & Analog Ground | Separate ground planes recommended to minimize coupling between digital switching noise and analog signal paths. |
| PA0–PA15, PB0–PB15, PC13–PC15 | General-purpose I/O | Up to 51 GPIOs; all mappable to external interrupts; several pins 5 V-tolerant for mixed-voltage system interfacing. |
| PA1, PA2, PA3, PA4, PA5, PA6, PA7 | Analog Input / DAC Output | Support ADC1_INx, DAC_OUT1/2, OPAMP non-inverting input - enables direct connection to sensors and analog output stages. |
| PA11, PA12 | USB Device Interface | Full-speed USB 2.0 D+/D− signals - allows firmware updates and HID-class device implementation without external transceiver. |
| PD0, PD1 | CAN Transceiver Interface | CAN_RX/CAN_TX for CAN 2.0B communication - requires external CAN transceiver (e.g., TJA1042) for physical layer compliance. |
| NRST | Active-low Reset Input | Asynchronous reset with internal pull-up; accepts external push-button or supervisor IC assertion for reliable power-on initialization. |
| BOOT0 | Boot Mode Selection | High at reset selects system memory bootloader; low selects user Flash - enables field firmware recovery via USART without debugger. |
Key Features
| Feature | Design Value |
|---|---|
| Embedded Routine Booster (CCM) | 4 KB SRAM on instruction/data bus with hardware parity - accelerates critical ISR and control loop execution while ensuring data integrity. |
| Capacitive Sensing Controller (TSC) | 18-channel touch sensing with hardware charge transfer and noise filtering - enables robust touchkey, slider, and rotary encoder UIs without CPU overhead. |
| Programmable Voltage Detector (PVD) | Configurable threshold (2.2–2.9 V in steps) with interrupt generation - supports graceful shutdown or brown-out recovery in battery-powered applications. |
| Temperature Sensor | Calibrated ±1.5 °C accuracy over –40 to +125 °C - provides on-chip thermal monitoring for motor driver thermal derating or ambient condition awareness. |
| Independent Watchdog (IWDG) | Free-running 12-bit counter clocked by 40 kHz LSI - ensures fail-safe reset if main application hangs, independent of system clock stability. |
Applications
| Motor Control System | Industrial Analog Signal Conditioning |
|---|---|
Use Scenario: Brushless DC (BLDC) motor drive with field-oriented control (FOC) using current sensing and PWM generation. IC Role / Device Role / Timing Role: Main controller executing FOC algorithm, sampling dual ADCs synchronously, generating 6-channel complementary PWM with deadtime, and managing CAN-based command interface. Use Value: Integrated op-amp and comparators enable direct current-sense amplification and overcurrent protection, reducing BOM count and PCB area. | Use Scenario: Programmable logic controller (PLC) analog I/O module acquiring voltage/current inputs and generating 4–20 mA outputs. IC Role / Device Role / Timing Role: Central analog processing unit performing multi-channel ADC acquisition, digital filtering, DAC-driven current loop control, and isolated CAN communication. Use Value: Dual 12-bit ADCs with 0.20 µs conversion and three DACs support high-throughput analog I/O with sub-microsecond latency for real-time loop closure. |
| Capacitive Touch HMI | Energy Monitoring Node |
Use Scenario: Appliance front panel with touchkeys, sliders, and proximity detection in humid environments. IC Role / Device Role / Timing Role: Dedicated TSC engine scanning 18 electrodes, applying hardware noise rejection, and reporting touch events via interrupt to application layer. Use Value: On-chip TSC eliminates external touch controller IC, reduces EMI susceptibility, and enables adaptive calibration against environmental drift. | Use Scenario: Smart meter auxiliary monitoring node measuring AC line voltage, current, and temperature for predictive maintenance. IC Role / Device Role / Timing Role: Low-power acquisition node using RTC wakeup, ADC oversampling, and CAN telemetry transmission during periodic intervals. Use Value: Standby current < 2 µA with RTC active and VBAT backup allows >10-year battery life in maintenance-free deployments. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32F303K8T6 | Same package and pinout; 128 KB Flash, 32 KB SRAM - no change in peripheral set or clock speed. | Required when firmware size exceeds 64 KB or larger RAM buffers needed for complex algorithms. | Select K8 if future firmware expansion or additional RTOS tasks demand more memory headroom. |
| STM32F072K6T6 | Cortex-M0 core, 48 MHz, 32 KB Flash, 6 KB SRAM, no FPU, single ADC, no DAC/OPAMP/COMP. | Suitable only for simpler control tasks without analog signal processing or motor FOC. | Choose F072K6 only for cost-sensitive, low-complexity applications where analog integration is unnecessary. |
Compared with STM32F303K8T6, the K6 offers identical peripherals and performance but less memory - ideal for optimized firmware; versus STM32F072K6T6, it delivers significantly higher analog integration and computational capability at modest cost premium, making it superior for mixed-signal control.
Availability
STM32F303K6T6 is available at Aetrix Electronics and suitable for motor control systems, industrial analog I/O modules, capacitive touch HMIs, and energy monitoring nodes requiring stable component supply across long production lifecycles.
Supply support for STM32F303K6T6 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power devices, sensors, and analog ICs for industrial, automotive, and consumer markets.
The STM32F3 series targets cost-sensitive, analog-intensive embedded applications - combining high-precision analog peripherals with Cortex-M4 performance to simplify system architecture in motor control, HMI, and sensor processing.
FAQ
What is the maximum operating frequency and corresponding performance metric of the STM32F303K6T6?
The STM32F303K6T6 operates at a maximum CPU frequency of 72 MHz, achieving 90 DMIPS (Dhrystone MIPS) measured from its CCM SRAM. This performance level supports real-time execution of motor control algorithms, digital filtering, and sensor fusion without external acceleration - validated under full load with hardware FPU enabled and zero-wait-state Flash access.
Does the STM32F303K6T6 support hardware CRC calculation and memory parity checking?
Yes, the device includes a dedicated CRC calculation unit supporting 7/8/16/32-bit polynomials for data integrity verification, and both main SRAM (12 KB) and CCM SRAM (4 KB) implement hardware parity checking with automatic fault detection and NMI generation - meeting IEC 61508 SIL-2 functional safety requirements for memory protection.
Can the integrated op-amp be used in programmable-gain amplifier (PGA) mode, and what gain settings are supported?
Yes, the single rail-to-rail operational amplifier supports PGA mode with selectable gains of 1, 2, 3, 4, 8, 16, and 32 via internal resistor ladder configuration. All amplifier terminals (inverting/non-inverting input, output) are accessible on dedicated pins, enabling direct sensor interface and closed-loop gain calibration without external components.
What low-power modes are available, and what is the typical current consumption in Stop mode with RTC active?
The device supports Sleep, Stop, and Standby modes. In Stop mode with RTC running from VBAT and LSE oscillator active, typical current consumption is 1.9 µA at 25 °C (VDD = 3.3 V). This enables ultra-low-power wake-up scheduling for periodic sensor sampling or CAN message polling while preserving SRAM content and register states.
STM32F303K6T6 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 32-LQFP
- Series:
- STM32F3
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M4
- Core Size:
- 32-Bit Single-Core
- Speed:
- 72MHz
- Connectivity:
- CANbus, I2C, IrDA, LINbus, SPI, UART/USART
- Peripherals:
- DMA, I2S, POR, PWM, WDT
- Number of I/O:
- 25
- Program Memory Size:
- 32KB (32K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 16K x 8
- Voltage - Supply (Vcc/Vdd):
- 2V ~ 3.6V
- Data Converters:
- A/D 9x12b; D/A 3x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32F303K6T6 FAQ
1.How can I place an order for STM32F303K6T6 through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32F303K6T6 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32F303K6T6 reliable?
The price and inventory of STM32F303K6T6 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32F303K6T6 is usually 5 days.
3.What payment methods are accepted for STM32F303K6T6?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32F303K6T6 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32F303K6T6?
STM32F303K6T6 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32F303K6T6 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32F303K6T6?
For technical support, including STM32F303K6T6 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32F303K6T6 requirements.
6.How does Aetrix verify that STM32F303K6T6 is sourced from the original manufacturer or authorized distributors?
All STM32F303K6T6 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32F303K6T6 meets industry standards.
7.What is the process for return or replacement of STM32F303K6T6?
All STM32F303K6T6 units undergo pre-shipment inspection (PSI). If there is an issue with STM32F303K6T6, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32F303K6T6 part is unused and in its original packaging.
Return procedure for STM32F303K6T6:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32F303K6T6 Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
