STMicroelectronics STM32F303RBT6
- Part No.:
- STM32F303RBT6
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 64-LQFP
- Datasheet:
-
STM32F303RBT6.pdf
- Description:
- IC MCU 32BIT 128KB FLASH 64LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:1,004
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32F303RBT6 from STMicroelectronics is an Arm® Cortex®-M4 32-bit MCU with FPU, operating up to 72 MHz, featuring 128 KB Flash, 40 KB SRAM (16 KB with HW parity), four 12-bit ADCs (0.20 µs conversion), two 12-bit DACs, seven rail-to-rail comparators, and four operational amplifiers configurable as programmable gain amplifiers (PGAs). It integrates CAN 2.0B, USB 2.0 FS, five USART/UARTs, three SPIs with I2S, and capacitive touch sensing - deployed in motor control, digital power supplies, and industrial sensor hubs.
For engineers reviewing the STM32F303RBT6 datasheet, STM32F303RBT6 pinout, STM32F303RBT6 application, or STM32F303RBT6 equivalent, key selection criteria include its dual DAC + quad PGA analog front-end, 72 MHz deterministic real-time performance with MPU, CAN+USB coexistence, and LQFP64 packaging for space-constrained industrial control designs.
Technical Context
The STM32F303RBT6 implements a tightly coupled Cortex-M4 core with hardware FPU and memory protection unit (MPU), enabling deterministic execution of DSP-intensive algorithms such as field-oriented control (FOC) and digital PFC. Its interconnect matrix decouples peripheral bus arbitration from CPU timing, allowing concurrent high-speed ADC sampling, DMA transfers, and timer-triggered DAC updates without CPU intervention.
Analog subsystem integration includes dedicated VDDA (2.0–3.6 V) and VREFOPAMP (2.4–3.6 V) supplies, enabling simultaneous operation of four PGAs, seven comparators, and dual 12-bit DACs with independent reference paths - critical for closed-loop analog signal conditioning in precision power conversion.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M4 with FPU, 72 MHz max - enables real-time DSP math (e.g., FFT, PID, Clarke/Park transforms) in under 1 µs per cycle. |
| Flash / SRAM | 128 KB Flash + 40 KB SRAM (16 KB with HW parity) - supports secure firmware storage and dual-bank boot with error detection. |
| ADC Performance | Four 12-bit ADCs, 0.20 µs conversion time, up to 39 channels - allows synchronized sampling of multiple current/voltage sensors in motor drives. |
| DAC & Analog | Two 12-bit DACs + four PGAs + seven comparators - forms complete analog signal chain for programmable reference generation and fast overcurrent protection. |
| Timers | 13 timers including two 16-bit advanced-control timers with deadtime insertion and emergency stop - essential for 3-phase inverter gate driving with fault-safe shutdown. |
| Communication | CAN 2.0B + USB 2.0 FS + five USARTs - enables local HMI, fieldbus connectivity, and host diagnostics in embedded power systems. |
| Supply Range | VDD/VDDA = 2.0–3.6 V - compatible with single 3.3 V supply rail and battery-backed RTC operation via VBAT. |
Pinout & Package
LQFP64 (10 × 10 mm, 0.5 mm pitch) package with exposed thermal pad; 64-pin layout optimized for mixed-signal routing, supporting separate analog/digital ground planes and dedicated VDDA/VSSA pins.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VSS | Main power and ground | Core logic supply (VDD) and return (VSS); requires local 100 nF + 4.7 µF decoupling per pair. |
| VDDA, VSSA | Analog power and ground | Independent analog domain supply (2.0–3.6 V); must be filtered and routed away from digital noise sources. |
| PA0–PA15, PB0–PB15, etc. | General-purpose I/O | Up to 51 fast I/Os; most 5 V-tolerant, mappable to all interrupt vectors - supports flexible peripheral remapping in compact layouts. |
| PA1, PA2, PA3, PA4 | ADC1_IN1, ADC1_IN2, ADC1_IN3, ADC1_IN4 | Dedicated analog inputs for first ADC; share common VREF+ and VREF– references for ratiometric accuracy. |
| PA4, PA5 | DAC1_OUT, DAC2_OUT | Direct buffered analog outputs; each supports 12-bit monotonicity and <1 µs settling - usable for programmable bias or reference voltage synthesis. |
| PA7, PB0, PB1 | COMP1_INP, COMP2_INP, COMP3_INP | Non-inverting comparator inputs tied to internal or external references - enable fast (<100 ns) overvoltage/overcurrent trip signals. |
| PA11, PA12 | USB_DM, USB_DP | Full-speed USB 2.0 differential pair; require 27 Ω series resistors and 1.5 kΩ pull-up on DP for device enumeration. |
| PD0, PD1 | CAN_RX, CAN_TX | CAN 2.0B physical layer interface; need external transceiver (e.g., TJA1042) and 120 Ω termination at network ends. |
Key Features
| Feature | Design Value |
|---|---|
| Hardware CRC unit | Accelerates firmware image integrity checks and communication packet validation without CPU load. |
| CCM RAM (8 KB) | Zero-wait-state SRAM on instruction/data bus with HW parity - ideal for time-critical ISR code and real-time buffers. |
| Capacitive sensing (24 ch) | Integrated touch controller supporting linear sliders and rotary encoders - eliminates external ICs in HMI applications. |
| RTC with alarm & wakeup | Calendar-based wake-up from Stop/Standby modes using 32.768 kHz LSE crystal - enables low-power periodic sensor polling. |
| Programmable voltage detector (PVD) | Configurable threshold monitoring of VDD (2.0–3.6 V range) - triggers interrupt or reset before brownout affects analog accuracy. |
Applications
| Motor Control System | Digital Power Supply |
|---|---|
Use Scenario: 3-phase BLDC motor drive with current sensing, PWM generation, and thermal monitoring. IC Role / Device Role / Timing Role: Real-time execution of FOC algorithm, synchronized ADC sampling, and deadtime-controlled advanced timers driving gate drivers. Use Value: Integrated PGAs condition shunt amplifier outputs; dual DACs generate precise reference voltages for analog comparators used in hardware fault protection. | Use Scenario: Isolated AC/DC or DC/DC converter with adaptive voltage regulation and communication to host controller. IC Role / Device Role / Timing Role: Digital controller managing PWM duty cycle, voltage/current loop compensation, and CAN/USB telemetry reporting. Use Value: Four independent 12-bit ADCs sample input/output voltage and current simultaneously; USB interface enables firmware updates and real-time debug logging. |
| Industrial Sensor Hub | Human-Machine Interface (HMI) |
Use Scenario: Multi-sensor node aggregating temperature, pressure, and vibration data for predictive maintenance. IC Role / Device Role / Timing Role: Signal acquisition hub with analog front-end conditioning, timestamped data buffering, and UART/CAN gateway functionality. Use Value: Seven comparators monitor thresholds across multiple sensors; CCM RAM stores burst-captured waveform data with hardware CRC integrity. | Use Scenario: Touch-enabled control panel with slider, button, and proximity detection in factory automation equipment. IC Role / Device Role / Timing Role: Capacitive touch controller interfacing with mechanical actuators and status LEDs via GPIO and PWM. Use Value: 24-channel TSC supports up to 8 independent touch keys or 2 rotary encoders; low-power Stop mode extends battery life in portable HMIs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar mixed-signal microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32F303K8T6 | LQFP32 package, 64 KB Flash, 16 KB SRAM, no DAC, only 2 ADCs | Suitable for cost-sensitive, space-constrained motor gate drivers without analog output needs | Select when analog output generation and multi-channel ADC are not required; reduces PCB area and BOM count. |
| STM32F334R8T6 | Same LQFP64 package, adds high-resolution timer (HRTIM) and enhanced opamp specs, but removes CAN interface | Optimized for digital power control requiring sub-nanosecond PWM resolution and no fieldbus connectivity | Choose for isolated SMPS or resonant converters where HRTIM timing precision outweighs CAN requirement. |
Compared with STM32F303K8T6, the STM32F303RBT6 provides full analog subsystem capability and CAN+USB coexistence; versus STM32F334R8T6, it trades HRTIM for CAN 2.0B - making it the only option among the three supporting both industrial fieldbus and USB host diagnostics in one chip.
Availability
STM32F303RBT6 is available at Aetrix Electronics and suitable for motor control systems, digital power supplies, industrial sensor hubs, and human-machine interfaces requiring stable component supply across extended production lifecycles.
Supply support for STM32F303RBT6 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power devices, sensors, and analog ICs for automotive, industrial, and consumer markets.
The STM32F3-series targets cost-sensitive, high-precision analog-digital hybrid applications - combining Cortex-M4 performance with integrated opamps, comparators, and DACs to replace discrete signal chains in motor drives and power conversion.
FAQ
What is the maximum operating frequency and how is it achieved?
The STM32F303RBT6 achieves 72 MHz maximum CPU frequency using its internal 8 MHz RC oscillator multiplied by a PLL with programmable dividers. The PLL accepts input from HSE (4–32 MHz), HSI (8 MHz), or MSI (100 kHz–48 MHz), and supports fractional-N synthesis for precise clock tree configuration. All peripherals operate synchronously from this clock, with optional prescalers for lower-power operation.
Does the part support hardware encryption or secure boot?
No, the STM32F303RBT6 does not include hardware cryptographic accelerators (AES, SHA, PKA) or secure boot ROM. It relies on software-based security libraries and external secure elements for authentication or encrypted firmware updates. Memory protection is provided solely by the MPU, which enforces privilege levels and region-based access control during runtime.
How many independent analog supply domains does it have?
The STM32F303RBT6 has two independent analog supply domains: VDDA (2.0–3.6 V) powers all ADCs, DACs, comparators, and opamps; VREFOPAMP (2.4–3.6 V) supplies the opamp reference input. These must be externally decoupled and may be derived from the same 3.3 V rail if noise isolation is maintained via ferrite beads and separate ground traces.
Can the built-in opamps be used without external components?
Yes, all four opamps can operate in unity-gain buffer mode with internal feedback, requiring only VDDA, VSSA, and input signal connections. For PGA configurations, external resistors set gain (1–100×), and the non-inverting input must be biased within VDDA–0.2 V to VSSA+0.2 V. No external compensation capacitors are needed for standard gains up to 10× at room temperature.
STM32F303RBT6 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 64-LQFP
- Series:
- STM32F3
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M4
- Core Size:
- 32-Bit Single-Core
- Speed:
- 72MHz
- Connectivity:
- CANbus, I2C, IrDA, LINbus, SPI, UART/USART, USB
- Peripherals:
- DMA, I2S, POR, PWM, WDT
- Number of I/O:
- 52
- Program Memory Size:
- 128KB (128K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 32K x 8
- Voltage - Supply (Vcc/Vdd):
- 2V ~ 3.6V
- Data Converters:
- A/D 22x12b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32F303RBT6 FAQ
1.How can I place an order for STM32F303RBT6 through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32F303RBT6 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32F303RBT6 reliable?
The price and inventory of STM32F303RBT6 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32F303RBT6 is usually 5 days.
3.What payment methods are accepted for STM32F303RBT6?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32F303RBT6 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32F303RBT6?
STM32F303RBT6 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32F303RBT6 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32F303RBT6?
For technical support, including STM32F303RBT6 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32F303RBT6 requirements.
6.How does Aetrix verify that STM32F303RBT6 is sourced from the original manufacturer or authorized distributors?
All STM32F303RBT6 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32F303RBT6 meets industry standards.
7.What is the process for return or replacement of STM32F303RBT6?
All STM32F303RBT6 units undergo pre-shipment inspection (PSI). If there is an issue with STM32F303RBT6, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32F303RBT6 part is unused and in its original packaging.
Return procedure for STM32F303RBT6:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32F303RBT6 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

