STMicroelectronics STM32F303RBT6TR
- Part No.:
- STM32F303RBT6TR
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 64-LQFP
- Datasheet:
-
STM32F303RBT6TR.pdf
- Description:
- IC MCU 32BIT 128KB FLASH 64LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:950
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32F303RBT6TR from STMicroelectronics is an Arm® Cortex®-M4 32-bit MCU with FPU, operating up to 72 MHz, featuring 128 KB Flash, 40 KB SRAM (with HW parity on first 16 KB), and integrated analog peripherals including four 12-bit ADCs, two 12-bit DACs, seven rail-to-rail comparators, and four operational amplifiers usable as programmable-gain amplifiers (PGAs). It targets motor control, digital power conversion, and industrial sensing systems requiring real-time signal processing and mixed-signal integration.
For engineers reviewing the STM32F303RBT6TR datasheet, STM32F303RBT6TR pinout, STM32F303RBT6TR application, or STM32F303RBT6TR equivalent, key selection criteria include its 72 MHz Cortex-M4+FPU core, dual 12-bit DACs with 2.4–3.6 V analog supply, 4-channel PGA capability, CAN 2.0B interface, and LQFP64 package with 51 GPIOs - all validated for deterministic timing in closed-loop control.
Technical Context
This MCU implements a tightly coupled interconnect matrix enabling concurrent access to Flash, SRAM, and peripherals without bus contention. Its analog subsystem integrates independent voltage domains: VDDA (2.0–3.6 V) for ADC/DAC/COMP and VREFOPAMP (2.4–3.6 V) for op-amps, supporting simultaneous high-precision acquisition and signal conditioning.
The timer architecture includes two 16-bit advanced-control timers (TIM1/TIM8) with 6-channel PWM, deadtime insertion, and emergency stop - directly supporting three-phase motor gate drive. A dedicated calendar RTC with alarm and periodic wakeup from Stop/Standby enables low-power timekeeping in battery-backed applications.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | Arm Cortex-M4 with FPU, 72 MHz max - delivers 90 DMIPS and hardware DSP instructions for real-time filtering and PID execution. |
| Flash / SRAM | 128 KB Flash + 40 KB SRAM (16 KB with HW parity) - supports secure firmware storage and dual-bank operation for safe OTA updates. |
| ADC | Four 12-bit ADCs, 0.2 µs conversion, 39-channel mux - enables synchronized sampling across multiple sensors in motor phase current or voltage monitoring. |
| DAC | Two 12-bit DAC channels, monotonic, 2.4–3.6 V analog supply - provides precise reference generation for analog feedback loops or calibration signals. |
| Op-Amp / PGA | Four rail-to-rail op-amps, configurable as PGAs with gain up to 32× - allows direct amplification of low-level sensor outputs (e.g., shunt voltage, thermocouple) without external components. |
| CAN Interface | CAN 2.0B Active controller - supports robust fieldbus communication in industrial automation and automotive body electronics. |
| Package | LQFP64 (10 × 10 mm, 0.5 mm pitch) - provides 51 GPIOs with 5 V-tolerance on selected pins, suitable for compact PCB layouts with mixed-signal routing. |
Pinout & Package
LQFP64 package with exposed thermal pad; 64-pin quad flat lead frame, 10 × 10 mm body, 0.5 mm pitch. Pin 1 marked by dot or bevelled corner; recommended reflow profile per JEDEC J-STD-020.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDA | Core & analog power supply | Separate 2.0–3.6 V domains: VDD powers digital logic; VDDA powers ADC/DAC/COMP/OPAMP - requires independent decoupling to minimize noise coupling. |
| VSS, VSSA | Digital & analog ground | Split ground planes mandatory; VSSA must connect to clean analog ground near VDDA to preserve 12-bit ADC/DAC accuracy. |
| PA0–PA15, PB0–PB15, etc. | General-purpose I/O | 51 total GPIOs; up to 39 support ADC input; multiple pins mappable to timer IC/OC/PWM - enables flexible peripheral assignment in motor control topologies. |
| PA11/PA12 | USB 2.0 FS D+/D− | Dedicated full-speed USB transceiver with internal pull-ups - eliminates need for external PHY in HID or CDC device implementations. |
| PD0/PD1 | CAN RX/TX | Direct connection to external CAN transceiver (e.g., TJA1042); supports bit rates up to 1 Mbit/s with programmable sample point. |
| NRST | Active-low reset | Open-drain capable; accepts external reset sources or push-button; internal PVD monitors VDD and asserts reset if below threshold. |
Key Features
| Feature | Design Value |
|---|---|
| Routine Booster (CCM) | 8 KB SRAM on instruction/data bus with HW parity - accelerates critical ISR and control loop code execution from tightly coupled memory. |
| Capacitive Sensing (TSC) | 24-channel touch sensing controller - supports self- and mutual-capacitance measurement for touchkey, slider, and rotary encoder interfaces without external ICs. |
| Interconnect Matrix | Multi-layer AHB/APB bridge with priority arbitration - prevents peripheral access starvation during high-bandwidth DMA transfers (e.g., ADC→SRAM→DAC). |
| Programmable Voltage Detector | Configurable trip points (2.0–2.9 V in 0.1 V steps) - enables adaptive brown-out detection for battery-powered systems with varying discharge profiles. |
| Temperature Sensor | Calibrated ±1.5°C accuracy (–40 to 125°C) - provides on-die thermal monitoring for overtemperature protection in motor drivers and power supplies. |
Applications
| Motor Control System | Digital Power Supply |
|---|---|
Use Scenario: Three-phase BLDC motor commutation with current/voltage sensing and field-oriented control (FOC). IC Role / Device Role / Timing Role: Real-time execution of FOC algorithm, synchronized ADC sampling of phase currents, PWM generation with deadtime, and CAN-based command interface. Use Value: Integrated PGAs condition shunt amplifier outputs; dual DACs generate precise reference voltages; advanced timers deliver <100 ns deadtime resolution. | Use Scenario: Isolated AC/DC or DC/DC converter with adaptive voltage regulation and fault logging. IC Role / Device Role / Timing Role: Primary controller managing PWM duty cycle, monitoring output ripple via ADC, detecting overvoltage/overcurrent events, and communicating status via UART/CAN. Use Value: Seven comparators enable fast analog fault detection (<100 ns response); 12-bit DACs set precise voltage references; RTC logs fault timestamps with millisecond accuracy. |
| Industrial Sensor Hub | Human-Machine Interface (HMI) |
Use Scenario: Multi-sensor node aggregating temperature, pressure, and vibration data for predictive maintenance. IC Role / Device Role / Timing Role: Simultaneous acquisition from 4× ADCs, signal conditioning via PGAs, local preprocessing, and wireless transmission via USART/USB. Use Value: Four independent op-amps condition diverse sensor outputs (mV-level thermocouples, ratiometric bridges); CRC unit ensures data integrity during flash writes. | Use Scenario: Touch-enabled control panel with backlight dimming, button feedback, and system status display. IC Role / Device Role / Timing Role: Capacitive touch sensing (TSC), PWM-controlled LED dimming, audio tone generation via DAC, and USB HID communication. Use Value: 24-channel TSC supports up to 12 independent touch keys + slider; dual DACs generate smooth audio tones and analog backlight control signals. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar mixed-signal microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32F303K8T6 | LQFP32 package, 64 KB Flash, 16 KB SRAM, no DAC, only 2 ADCs | Reduced analog integration; lacks dual DAC and full PGA capability | Select when board space is constrained and analog requirements are minimal (e.g., basic sensor readout without actuation). |
| STM32F334R8T6 | Same LQFP64 package, identical core/peripherals but adds high-resolution timer (HRTIM) and enhanced comparator hysteresis | Optimized for digital power control with sub-nanosecond PWM timing precision | Select for SMPS or Class-D amplifier designs requiring <1 ns jitter and synchronized multi-phase PWM. |
Compared with STM32F303K8T6, the STM32F303RBT6TR offers full analog feature parity (dual DAC, 4× PGA, 4× ADC) essential for closed-loop systems; versus STM32F334R8T6, it trades HRTIM for broader general-purpose analog integration - making it optimal for motor control where PGA flexibility outweighs ultra-fine PWM resolution.
Availability
STM32F303RBT6TR is available at Aetrix Electronics and suitable for motor control systems, digital power converters, industrial sensor nodes, and human-machine interfaces requiring stable component supply across long production lifecycles.
Supply support for STM32F303RBT6TR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, sensors, and analog devices for industrial, automotive, and consumer markets.
The STM32F3 series targets cost-sensitive, performance-critical embedded applications demanding rich analog integration and real-time responsiveness - specifically engineered for motor control, digital power, and intelligent sensing where mixed-signal convergence reduces system BOM and PCB complexity.
FAQ
What is the maximum operating frequency and how is it achieved?
The STM32F303RBT6TR achieves a maximum CPU frequency of 72 MHz using its internal 8 MHz RC oscillator multiplied by a programmable PLL with pre-divider and multiplier stages. The PLL input clock can also be sourced from an external 4–32 MHz crystal oscillator. This frequency is sustained across the full industrial temperature range (–40°C to +85°C) under 2.0–3.6 V supply conditions, with all peripherals fully functional and timing specifications guaranteed per datasheet Table 6.3.3.
Does this MCU support hardware CRC calculation and why does it matter?
Yes, it includes a dedicated CRC calculation unit compliant with IEEE-802.3 (32-bit polynomial 0x04C11DB7). This enables real-time checksum generation for firmware images, configuration data, or communication payloads without CPU overhead - critical for ensuring data integrity in OTA updates, secure boot validation, and CAN message error detection in safety-relevant industrial networks.
How many analog supply domains does it have and what are their voltage ranges?
The MCU has two distinct analog supply domains: VDDA (2.0–3.6 V) powers the ADCs, DACs, comparators, and temperature sensor; VREFOPAMP (2.4–3.6 V) supplies the four operational amplifiers. These domains must be independently decoupled and filtered. VDDA stability directly impacts ADC/DAC INL/DNL and comparator propagation delay; VREFOPAMP range defines the usable gain and output swing of the PGAs.
Can the op-amps be used in standalone mode or only as PGAs?
All four op-amps can operate in standard unity-gain buffer, inverting/non-inverting amplifier, or comparator modes - not limited to PGA configuration. Each op-amp's inputs and outputs are accessible on dedicated GPIOs (e.g., PA4–PA7 for OPAMP1–OPAMP4), allowing flexible circuit design. PGA mode is enabled via internal resistor ladder configuration; standalone use requires external feedback networks connected to those same pins.
STM32F303RBT6TR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 64-LQFP
- Series:
- STM32F3
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M4
- Core Size:
- 32-Bit Single-Core
- Speed:
- 72MHz
- Connectivity:
- CANbus, I2C, IrDA, LINbus, SPI, UART/USART, USB
- Peripherals:
- DMA, I2S, POR, PWM, WDT
- Number of I/O:
- 52
- Program Memory Size:
- 128KB (128K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 32K x 8
- Voltage - Supply (Vcc/Vdd):
- 2V ~ 3.6V
- Data Converters:
- A/D 22x12b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32F303RBT6TR FAQ
1.How can I place an order for STM32F303RBT6TR through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32F303RBT6TR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32F303RBT6TR reliable?
The price and inventory of STM32F303RBT6TR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32F303RBT6TR is usually 5 days.
3.What payment methods are accepted for STM32F303RBT6TR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32F303RBT6TR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32F303RBT6TR?
STM32F303RBT6TR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32F303RBT6TR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32F303RBT6TR?
For technical support, including STM32F303RBT6TR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32F303RBT6TR requirements.
6.How does Aetrix verify that STM32F303RBT6TR is sourced from the original manufacturer or authorized distributors?
All STM32F303RBT6TR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32F303RBT6TR meets industry standards.
7.What is the process for return or replacement of STM32F303RBT6TR?
All STM32F303RBT6TR units undergo pre-shipment inspection (PSI). If there is an issue with STM32F303RBT6TR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32F303RBT6TR part is unused and in its original packaging.
Return procedure for STM32F303RBT6TR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32F303RBT6TR Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

