Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Embedded > Microcontrollers

STMicroelectronics STM32F303RBT7

Name: STM32F303RBT7
Brand: STMicroelectronics
SKU: STM32F303RBT7
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: STM32F303RBT7

Manufacturer:: STMicroelectronics

Category:: Microcontrollers

Package:: 64-LQFP

Datasheet:: STM32F303RBT7.pdf

Description:: IC MCU 32BIT 128KB FLASH 64LQFP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:911

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

STM32F303RBT7 from STMicroelectronics is an Arm® Cortex®-M4 32-bit microcontroller with FPU, operating at up to 72 MHz, featuring 128 KB Flash, 40 KB SRAM (with HW parity on first 16 KB), and integrated analog peripherals including four 12-bit ADCs, two 12-bit DACs, seven rail-to-rail comparators, and four operational amplifiers usable as programmable-gain amplifiers (PGAs). It supports CAN 2.0B, USB Full-Speed, and up to 52 GPIOs - used in motor control, industrial sensing, and digital power supply feedback loops.

For engineers reviewing the STM32F303RBT7 datasheet, STM32F303RBT7 pinout, STM32F303RBT7 application, or STM32F303RBT7 equivalent, key selection criteria include its dual DAC channels with 2.4–3.6 V analog supply, 12-bit ADC resolution across 39 channels, embedded CCM SRAM for deterministic real-time execution, and LQFP64 package compatibility with legacy STM32F1/F3 footprint constraints.

Technical Context

The STM32F303RBT7 implements a tightly coupled memory architecture with CCM (Core-Coupled Memory) SRAM enabling zero-wait-state instruction/data access for time-critical ISR and control loop execution. Its analog subsystem integrates independent voltage domains: VDDA (2.0–3.6 V) for ADC/DAC/COMP/OPAMP, with dedicated internal reference (VREFINT) and temperature sensor.

Peripheral interconnect uses a multi-layer AHB/APB matrix supporting concurrent high-bandwidth transfers - e.g., simultaneous ADC sampling, DMA-driven DAC output, and CAN message transmission - without bus contention. The advanced-control timers (TIM1/TIM8) provide complementary PWM outputs with hardware-configurable deadtime and emergency stop input for IGBT/MOSFET gate driving.

Key Specifications

Parameter	Value and Actual Design Meaning
CPU Core	Arm Cortex-M4 with FPU, 72 MHz max, 90 DMIPS, DSP instructions and MPU for RTOS-safe memory partitioning
Flash / SRAM	128 KB Flash (512-byte pages), 40 KB SRAM (HW parity on first 16 KB), 8 KB CCM SRAM for critical code/data
ADC	Four 12-bit ADCs, 0.2 µs conversion time, up to 39 channels, selectable 6/8/10/12-bit resolution, differential input support
DAC	Two 12-bit DAC channels, monotonic, 1 µs settling time, 2.4–3.6 V analog supply range
Timers	13 timers: two 16-bit advanced-control (TIM1/TIM8) with 6-channel PWM + deadtime, one 32-bit general-purpose timer
Analog Peripherals	Seven fast rail-to-rail comparators, four OPAMPs configurable as PGAs (gain 1–100), 24-channel capacitive touch sensing
Communication	CAN 2.0B, USB 2.0 Full-Speed, 5× USART/UART, 3× SPI (2 with I2S), 2× I²C Fast-mode Plus (1 Mbit/s)

Pinout & Package

LQFP64 (10 × 10 mm, 0.5 mm pitch) package with exposed thermal pad; 52 GPIOs (47 5 V-tolerant), 4 dedicated analog inputs for VREFINT/VBAT/temperature sensor, and separate VDDA/VSSA pins for analog noise isolation.

Pin/Terminal	Circuit Role	Design Meaning
VDD, VSS	Digital power supply/ground	Core logic supply (2.0–3.6 V); decoupling required per STM32 layout guidelines
VDDA, VSSA	Analog power supply/ground	Isolated analog domain for ADC/DAC/OPAMP; must be filtered and routed separately
PA0–PA15, PB0–PB15, PC0–PC15, PD0–PD2, PF0–PF1	General-purpose I/O	52 total GPIOs; most support external interrupt, timer capture/compare, and alternate functions
PA1, PA2, PA3, PA4, PA5, PA6, PA7, PB0, PB1, PC0–PC5, PC10–PC12, PD2	ADC input channels	39 total ADC channels mapped across ports; some shared with DAC/OPAMP/comparator inputs
PA4, PA5	DAC outputs	DAC1_OUT1 / DAC2_OUT1; require external buffer for drive capability beyond 150 µA
PA1, PA2, PA3, PA6, PA7, PB0, PB1, PC0–PC5	OPAMP/COMP inputs	Configurable non-inverting/inverting inputs; OPAMP outputs can feed ADC or DAC reference paths
PA11, PA12	USB DP/DM	Full-speed USB 2.0 interface; requires 1.5 kΩ pull-up on DP for device enumeration
PD0, PD1	CAN RX/TX	CAN 2.0B physical layer interface; needs external transceiver (e.g., TJA1050) for bus connection

Key Features

Feature	Design Value
CCM SRAM	8 KB of zero-wait-state SRAM on instruction/data bus enables deterministic execution of control algorithms and interrupt handlers
Programmable Gain Amplifier (PGA)	Four OPAMPs configurable as PGAs with gains of 1, 2, 4, 8, 10, 16, 20, 40, 80, or 100 - eliminates need for external gain stages in sensor signal chains
Hardware CRC unit	Dedicated peripheral computes CRC-32 over memory blocks or data streams in single-cycle, accelerating firmware integrity checks and communication protocol checksums
Capacitive Touch Sensing (TSC)	24-channel TSC supports self- and mutual-capacitance measurement for robust touchkey, slider, and rotary encoder implementation without external IC
Independent watchdog (IWDG)	12-bit downcounter clocked by 40 kHz LSI oscillator; provides fail-safe reset independent of main clock domain

Applications

Motor Control

Digital Power Supply

Use Scenario: Field-oriented control (FOC) of 3-phase BLDC/PMSM motors in HVAC blowers and industrial pumps.

IC Role / Device Role / Timing Role: Real-time execution of FOC algorithm via CCM SRAM, synchronized PWM generation using TIM1/TIM8 deadtime logic, and current sensing via dual ADCs with injected sequence.

Use Value: Enables sub-microsecond current loop update rates and precise phase current reconstruction without external op-amps or ADCs.

Use Scenario: Isolated DC-DC converter with adaptive voltage regulation and fault protection in telecom power modules.

IC Role / Device Role / Timing Role: Primary controller managing synchronous rectification timing, output voltage feedback via DAC-driven error amplifier, and overcurrent detection using comparator-triggered ADC sampling.

Use Value: Integrates analog sensing, control logic, and communication (CAN/USB) in one die - reducing BOM count and PCB area vs. discrete MCU + analog ASIC solutions.

Industrial Sensor Hub

Human-Machine Interface (HMI)

Use Scenario: Multi-sensor node aggregating temperature, pressure, and vibration data for predictive maintenance in factory automation.

IC Role / Device Role / Timing Role: Simultaneous acquisition from thermistor (via ADC), piezoelectric sensor (via PGA + ADC), and MEMS accelerometer (via SPI), with timestamping via RTC alarm wakeup.

Use Value: Single-chip solution eliminates external signal conditioning and reduces system latency by >200 µs versus multi-chip alternatives.

Use Scenario: Touch-enabled control panel for medical devices requiring ESD-robust, low-power UI with tactile feedback.

IC Role / Device Role / Timing Role: Capacitive touch sensing (TSC) for 12-key matrix, LED dimming via PWM timers, and USB HID reporting to host PC.

Use Value: Achieves <10 µA standby current with RTC wake-up and full touch functionality - meeting IEC 60601-1 leakage requirements.

Equivalent & Alternatives

The following parts are listed as comparable options for similar microcontroller applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
STM32F303K8T6	QFN32 package, 64 KB Flash, 16 KB SRAM, same peripheral set but fewer GPIOs (26) and no CCM SRAM	Suitable for space-constrained designs where analog integration is needed but full LQFP64 I/O count is unnecessary	Select when board area is critical and peripheral count can be reduced without sacrificing core analog functionality
STM32F411CEU6	Cortex-M4 @ 100 MHz, 512 KB Flash, 128 KB SRAM, no integrated PGAs or TSC, higher power consumption in active mode	Better for compute-intensive tasks (e.g., FFT-based vibration analysis), but requires external analog front-end for sensor conditioning	Choose when processing throughput outweighs analog integration needs and external signal chain is acceptable

Compared with STM32F303K8T6, the STM32F303RBT7 offers 2× Flash/SRAM, CCM memory for deterministic control, and 52 GPIOs - making it superior for complex motor drives. Versus STM32F411CEU6, it trades raw CPU speed for on-die analog precision and lower active power, ideal for battery-powered or thermally constrained sensor nodes.

Availability

STM32F303RBT7 is available at Aetrix Electronics and suitable for industrial motor control, digital power supply regulation, and capacitive touch HMI applications requiring stable component supply, long-term lifecycle assurance, and consistent parametric performance across production batches.

Supply support for STM32F303RBT7 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, sensors, and automotive-grade components since 1987.

The STM32F3 series targets cost-sensitive, analog-rich embedded applications - emphasizing integrated signal conditioning, real-time control, and low-power operation for industrial, consumer, and medical edge devices.

FAQ

What is the maximum operating frequency and corresponding supply voltage range for the STM32F303RBT7?

The STM32F303RBT7 operates at up to 72 MHz with a VDD supply range of 2.0 V to 3.6 V. At 72 MHz, minimum VDD is 2.7 V per electrical characteristics (Section 6.3.1); operation below 2.7 V requires clock scaling. VDDA must be within 2.0–3.6 V independently and must not exceed VDD.

Does the STM32F303RBT7 support hardware-accelerated cryptographic operations?

No, the STM32F303RBT7 does not include a hardware crypto accelerator or TRNG. It lacks AES, SHA, or PKA engines found in STM32L4/L5 or STM32H7 series. Security relies on software libraries (e.g., Mbed TLS) running on the Cortex-M4 core with MPU-enforced memory isolation.

Can the internal operational amplifiers be used in standalone mode without connection to ADC or DAC?

Yes, all four OPAMPs can operate in standalone mode with external feedback networks. Each has dedicated non-inverting/inverting inputs and output accessible on GPIO pins (e.g., PA1 for OPAMP1_OUT). They support rail-to-rail output swing and can drive loads up to 150 µA while maintaining specified gain accuracy.

What debug interfaces are supported, and is SWD sufficient for full development?

The STM32F303RBT7 supports Serial Wire Debug (SWD) and JTAG. SWD (using SWCLK/SWDIO pins) is fully sufficient for programming, breakpoint setting, real-time variable monitoring, and trace via SWO pin. ETM trace is not supported; SWO provides printf-style debugging and event tracing at up to 12 MHz.

STM32F303RBT7 Specifications

Product attributes: Attribute value

Manufacturer:: STMicroelectronics

Package/Case:: 64-LQFP

Series:: STM32F3

Packaging:: Tray

Product Status:: Active

Programmable:: Not Verified

Core Processor:: ARM® Cortex®-M4

Core Size:: 32-Bit Single-Core

Speed:: 72MHz

Connectivity:: CANbus, I2C, IrDA, LINbus, SPI, UART/USART, USB

Peripherals:: DMA, I2S, POR, PWM, WDT

Number of I/O:: 52

Program Memory Size:: 128KB (128K x 8)

Program Memory Type:: FLASH

EEPROM Size:: -

RAM Size:: 32K x 8

Voltage - Supply (Vcc/Vdd):: 2V ~ 3.6V

Data Converters:: A/D 22x12b; D/A 2x12b

Oscillator Type:: Internal

Operating Temperature:: -40°C ~ 105°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:

STM32F303RBT7 FAQ

1.How can I place an order for STM32F303RBT7 through Aetrix?

Please submit a Request for Quotation (RFQ) for STM32F303RBT7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for STM32F303RBT7 reliable?

The price and inventory of STM32F303RBT7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32F303RBT7 is usually 5 days.

3.What payment methods are accepted for STM32F303RBT7?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32F303RBT7 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for STM32F303RBT7?

STM32F303RBT7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your STM32F303RBT7 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for STM32F303RBT7?

For technical support, including STM32F303RBT7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32F303RBT7 requirements.

6.How does Aetrix verify that STM32F303RBT7 is sourced from the original manufacturer or authorized distributors?

All STM32F303RBT7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32F303RBT7 meets industry standards.

7.What is the process for return or replacement of STM32F303RBT7?

All STM32F303RBT7 units undergo pre-shipment inspection (PSI). If there is an issue with STM32F303RBT7, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The STM32F303RBT7 part is unused and in its original packaging.

Return procedure for STM32F303RBT7:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…