STMicroelectronics STM32F303RBT7TR
- Part No.:
- STM32F303RBT7TR
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 64-LQFP
- Datasheet:
-
STM32F303RBT7TR.pdf
- Description:
- IC MCU 32BIT 128KB FLASH 64LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:4,552
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32F303RBT7TR from STMicroelectronics is an Arm® Cortex®-M4 32-bit MCU with FPU, operating up to 72 MHz, featuring 128 KB Flash, 40 KB SRAM (with HW parity on first 16 KB), and integrated analog peripherals including four 12-bit ADCs, two 12-bit DACs, seven rail-to-rail comparators, and four operational amplifiers usable as programmable-gain amplifiers (PGAs). It supports CAN 2.0B, USB Full-Speed, and capacitive touch sensing - deployed in motor control and industrial sensor interface systems.
For engineers reviewing the STM32F303RBT7TR datasheet, STM32F303RBT7TR pinout, STM32F303RBT7TR application, or STM32F303RBT7TR equivalent, key selection criteria include its dual DAC channels with 2.4–3.6 V analog supply, 72 MHz deterministic real-time performance with MPU, 5 V-tolerant I/Os, and integrated analog signal chain for closed-loop control.
Technical Context
The device implements a tightly coupled Cortex-M4 core with single-cycle multiply, hardware divide, DSP extensions, and Memory Protection Unit (MPU) for secure task isolation. Its analog subsystem integrates four independent OPAMPs configurable as PGAs with external feedback paths, enabling precision gain adjustment without external components.
Clock architecture includes dual oscillators (4–32 MHz HSE + 32.768 kHz LSE), internal 8 MHz RC with PLL multiplication, and dedicated clock trees for analog (ADC/DAC/COMP/OPAMP) and digital domains - ensuring synchronized low-jitter sampling and deterministic timing for mixed-signal control loops.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | Arm Cortex-M4 with FPU, 72 MHz max - enables real-time DSP operations (e.g., PID, FFT) in motor control firmware without external co-processor. |
| Flash / SRAM | 128 KB Flash + 40 KB SRAM (16 KB with HW parity) - sufficient for bootloader, safety-critical code, and real-time data buffers in industrial edge nodes. |
| Analog Peripherals | 4 × 12-bit ADCs (0.2 µs conversion), 2 × 12-bit DACs, 7 × comparators, 4 × OPAMPs (PGA mode) - supports full analog front-end for multi-channel sensor acquisition and actuator feedback. |
| Digital Interfaces | CAN 2.0B, USB 2.0 FS, 5 × USART/UART, 3 × SPI (2 with I2S), 2 × I2C Fast Mode Plus - enables fieldbus connectivity, human-machine interface, and audio/sensor streaming. |
| Supply & Power | 2.0–3.6 V operation; Sleep/Stop/Standby modes; VBAT backup for RTC - suitable for battery-backed industrial controllers with <5 µA Standby current. |
| I/O Capability | Up to 87 fast I/Os, multiple 5 V-tolerant - allows direct interfacing with legacy 5 V logic and industrial sensors without level shifters. |
| Package | LQFP64 (10 × 10 mm, 0.5 mm pitch) - standard surface-mount package compatible with automated PCB assembly and thermal management in compact enclosures. |
Pinout & Package
LQFP64 package with exposed thermal pad (ECOPAD™), 0.5 mm pitch, 10 × 10 mm body size, RoHS-compliant, rated for industrial temperature range (–40 °C to +85 °C).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDA | Digital/analog power supply | Separate 2.0–3.6 V supplies enable noise isolation between digital switching and precision analog circuits. |
| VSS, VSSA | Digital/analog ground | Dedicated analog ground plane minimizes coupling of digital switching noise into ADC/DAC reference paths. |
| PA0–PA15, PB0–PB15, etc. | General-purpose I/O | Up to 87 pins support GPIO, EXTI, and multiple alternate functions - simplifies board routing for multi-peripheral designs. |
| PA1, PA2, PA3, PA4, PA5, PA6, PA7 | ADC1_INx / DAC_OUTx / COMPx_INx | Shared analog input/output terminals allow simultaneous sampling, waveform generation, and comparator triggering on same pin group. |
| PA11, PA12 | USB_DM / USB_DP | Dedicated full-speed USB transceiver pins with internal pull-ups - eliminates external USB PHY and reduces BOM cost. |
| PD0, PD1 | OSC_IN / OSC_OUT | Connects to external 4–32 MHz crystal for precise system clocking - required for USB and CAN timing compliance. |
| PC13, PC14, PC15 | RTC_REFIN / OSC32_IN / OSC32_OUT | Supports 32.768 kHz crystal for calendar RTC with ±1 ppm accuracy after calibration - critical for time-stamped logging and scheduling. |
Key Features
| Feature | Design Value |
|---|---|
| Programmable Gain Amplifier (PGA) mode | All four OPAMPs support PGA configuration with gains of 1, 2, 4, 8, 16, 32, 64, or 128 - enables high-resolution sensor signal conditioning without external op-amp networks. |
| Capacitive Touch Sensing Controller (TSC) | 24-channel TSC with spread-spectrum modulation - supports robust touchkey, linear slider, and rotary encoder interfaces immune to EMI and moisture. |
| Advanced-Control Timers (TIM1/TIM8) | Two 16-bit 6-channel timers with deadtime insertion, complementary outputs, and emergency stop - essential for three-phase motor gate drive with fault protection. |
| Hardware CRC unit | Dedicated CRC-32 engine accelerates firmware integrity checks and communication frame validation - reduces CPU load in safety-critical boot and OTA update sequences. |
| Memory Protection Unit (MPU) | Configurable memory regions with privilege/access attributes - enforces separation between application, RTOS kernel, and peripheral drivers per IEC 61508 SIL2 requirements. |
Applications
| Industrial Motor Control | Medical Sensor Hub |
|---|---|
Use Scenario: Closed-loop control of BLDC/PMSM motors using field-oriented control (FOC) algorithms. IC Role / Device Role / Timing Role: Real-time execution of FOC loop (current sampling → Clarke/Park transforms → PI regulation → PWM generation) at ≤10 µs latency. Use Value: Integrated ADCs with hardware oversampling, advanced timers with deadtime, and dual DACs for analog feedback reduce external component count by ≥30% vs discrete solutions. | Use Scenario: Multi-parameter physiological monitoring (ECG, SpO₂, temperature) in portable diagnostic devices. IC Role / Device Role / Timing Role: Simultaneous acquisition of 8+ analog sensor channels with synchronized sampling and on-chip filtering. Use Value: Four PGA-capable OPAMPs condition weak biopotential signals; 12-bit ADCs achieve >70 dB SNR; low-power Stop mode extends battery life to >72 hours. |
| Smart Building HVAC Controller | Automated Test Equipment (ATE) Front-End |
Use Scenario: Distributed air handling unit (AHU) controller managing fan speed, valve position, and environmental sensors. IC Role / Device Role / Timing Role: CAN 2.0B node communicating with building BMS; executes PID loops for temperature/humidity setpoint tracking. Use Value: CAN interface with built-in protocol engine offloads CPU; RTC with alarm enables scheduled maintenance alerts; 5 V-tolerant I/Os interface directly with legacy HVAC actuators. | Use Scenario: Precision stimulus/response measurement in benchtop ATE for semiconductor characterization. IC Role / Device Role / Timing Role: Generates calibrated analog waveforms (via DACs), acquires DUT response (via ADCs), and computes pass/fail metrics in real time. Use Value: Dual 12-bit DACs with monotonicity guarantee ±0.5 LSB; ADCs support differential input and hardware averaging - achieves <0.1% total harmonic distortion in test signal generation. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32F303K8T6 | 32-pin QFN, 64 KB Flash, no DAC, only 2 ADCs, no CAN | Suitable for space-constrained, cost-sensitive sensor nodes without analog output or fieldbus needs | Select when footprint and BOM cost outweigh need for dual DACs, CAN, or high-resolution analog capture. |
| STM32F411REY6TR | 64-pin WLCSP, 512 KB Flash, 128 KB SRAM, no integrated OPAMPs/PGAs, higher 100 MHz clock | Better for compute-intensive tasks (e.g., audio codec, vision preprocessing); lacks analog front-end integration | Choose when algorithm complexity demands more Flash/SRAM and analog signal chain is implemented externally. |
Compared with STM32F303RBT7TR, the STM32F303K8T6 sacrifices analog integration and connectivity for size/cost, while the STM32F411REY6TR trades integrated analog precision for raw processing headroom - making the RBT7TR optimal for mixed-signal control where on-chip PGA, DAC, and CAN coexist.
Availability
STM32F303RBT7TR is available at Aetrix Electronics and suitable for industrial motor control, medical sensor hubs, smart building HVAC systems, and automated test equipment requiring stable component supply across long-lifecycle deployments.
Supply support for STM32F303RBT7TR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power ICs, sensors, and automotive semiconductors since 1987.
The STM32F3 series targets cost-sensitive, analog-rich embedded applications - emphasizing integrated precision analog peripherals, real-time determinism, and industrial-grade reliability in a single-chip solution.
FAQ
What is the maximum operating frequency and how is it achieved?
The STM32F303RBT7TR achieves a maximum CPU frequency of 72 MHz using its internal 8 MHz RC oscillator multiplied by a programmable PLL with division factors. This requires configuring the PLL source (HSI or HSE), multiplication factor (up to ×9), and APB prescalers. The 72 MHz clock is validated across the full industrial temperature range and supply voltage (2.0–3.6 V) per DS9118 Rev 14 Section 6.3.9.
Does this MCU support hardware-accelerated cryptographic operations?
No, the STM32F303RBT7TR does not include dedicated cryptographic accelerators (e.g., AES, SHA, PKA). It relies on software libraries for encryption. For hardware crypto, consider STM32L4+, STM32H7, or STM32WB series. The F303's security features are limited to the Memory Protection Unit (MPU) and read-out protection (RDP) levels.
Can the integrated OPAMPs be used without external resistors in PGA mode?
Yes - all four OPAMPs support internal programmable gain (1× to 128×) via dedicated registers, eliminating need for external feedback resistors. Gain selection is done through OPAMPx_CSR register bits (PGA_GAIN[2:0]), and the internal resistor network is factory-trimmed for ±1% accuracy across temperature (DS9118 Rev 14 Section 6.3.21).
What debug interfaces are supported and what pins do they use?
The device supports Serial Wire Debug (SWD) using SWCLK (PA14) and SWDIO (PA13) pins, plus full JTAG (TCK, TMS, TDI, TDO, TRST) on dedicated pins. SWD is recommended for minimal pin count; both interfaces support breakpoints, watchpoints, and real-time memory access via ST-LINK v2/v3 debug probes per Section 3.27.1 of the datasheet.
STM32F303RBT7TR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 64-LQFP
- Series:
- STM32F3
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M4
- Core Size:
- 32-Bit Single-Core
- Speed:
- 72MHz
- Connectivity:
- CANbus, I2C, IrDA, LINbus, SPI, UART/USART, USB
- Peripherals:
- DMA, I2S, POR, PWM, WDT
- Number of I/O:
- 52
- Program Memory Size:
- 128KB (128K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 32K x 8
- Voltage - Supply (Vcc/Vdd):
- 2V ~ 3.6V
- Data Converters:
- A/D 22x12b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32F303RBT7TR FAQ
1.How can I place an order for STM32F303RBT7TR through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32F303RBT7TR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32F303RBT7TR reliable?
The price and inventory of STM32F303RBT7TR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32F303RBT7TR is usually 5 days.
3.What payment methods are accepted for STM32F303RBT7TR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32F303RBT7TR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32F303RBT7TR?
STM32F303RBT7TR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32F303RBT7TR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32F303RBT7TR?
For technical support, including STM32F303RBT7TR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32F303RBT7TR requirements.
6.How does Aetrix verify that STM32F303RBT7TR is sourced from the original manufacturer or authorized distributors?
All STM32F303RBT7TR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32F303RBT7TR meets industry standards.
7.What is the process for return or replacement of STM32F303RBT7TR?
All STM32F303RBT7TR units undergo pre-shipment inspection (PSI). If there is an issue with STM32F303RBT7TR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32F303RBT7TR part is unused and in its original packaging.
Return procedure for STM32F303RBT7TR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32F303RBT7TR Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

