STMicroelectronics STM32F303VCT6
- Part No.:
- STM32F303VCT6
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
STM32F303VCT6.pdf
- Description:
- IC MCU 32BIT 256KB FLASH 100LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:1,374
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32F303VCT6 from STMicroelectronics is an Arm® Cortex®-M4 32-bit MCU with FPU, operating up to 72 MHz, featuring 256 KB Flash, 48 KB SRAM (including 8 KB CCM), four 12-bit ADCs (39-channel, 0.2 µs conversion), two 12-bit DACs, seven rail-to-rail comparators, and four programmable-gain operational amplifiers - deployed in industrial motor control, digital power supplies, and analog signal conditioning systems.
For engineers reviewing the STM32F303VCT6 datasheet, STM32F303VCT6 pinout, STM32F303VCT6 application, or STM32F303VCT6 equivalent, key selection criteria include integrated analog front-end capability (PGA + COMP + DAC), CAN 2.0B interface, capacitive touch sensing support, and dual 16-bit advanced timers with deadtime generation for three-phase inverter control.
Technical Context
The device integrates a Cortex-M4 core with hardware floating-point unit and memory protection unit (MPU), enabling deterministic real-time execution of DSP-intensive algorithms such as field-oriented control (FOC) and active filter compensation. Its interconnect matrix decouples peripheral bus arbitration from CPU timing, reducing latency for concurrent ADC sampling, timer-triggered DAC updates, and CAN message handling.
Analog subsystem coherency is ensured via shared VDDA (2.0–3.6 V) and dedicated reference sources: VREFINT for ADC calibration, VREFOPAMP for opamp gain stability, and separate 2.4–3.6 V supply for DACs and PGAs. The TSC supports up to 24 capacitive sensing channels with hardware-accelerated acquisition and noise immunity filtering.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M4 with FPU, 72 MHz max - enables real-time execution of motor control loops and FFT-based signal analysis without external DSP. |
| Flash / SRAM | 256 KB Flash + 48 KB SRAM (8 KB CCM with parity) - sufficient for dual-bank firmware updates and real-time data buffering in closed-loop systems. |
| ADC Performance | Four 12-bit ADCs, 0.2 µs conversion, 39 channels - supports simultaneous sampling of phase currents, DC bus voltage, temperature, and auxiliary sensors in inverters. |
| DAC & Analog | Two 12-bit DACs + seven comparators + four PGAs - allows programmable analog signal generation, overcurrent detection, and sensor signal amplification within single chip. |
| Timers | 13 timers including two 16-bit advanced-control timers with 6 PWM outputs, deadtime, emergency stop - directly drives gate drivers in 3-phase BLDC/PMSM inverters. |
| Communication | CAN 2.0B, five USART/UART, three SPI/I2S, USB FS - enables system-level connectivity to host controllers, displays, and fieldbus networks in industrial HMI and drive modules. |
| Supply Range | VDD/VDDA: 2.0–3.6 V - compatible with standard 3.3 V LDOs and tolerant of brown-out conditions in battery-backed or wide-input industrial power supplies. |
Pinout & Package
LQFP100 (14 × 14 mm, 0.5 mm pitch) package with 87 fast I/Os - all mappable to external interrupt vectors and up to 52 pins are 5 V-tolerant for mixed-voltage interface robustness.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDA | Core & analog power supply | Separate 2.0–3.6 V domains ensure clean analog reference for ADC/DAC/PGA operation independent of digital switching noise. |
| VSS, VSSA | Digital & analog ground | Split ground planes reduce coupling between high-speed GPIO toggling and precision analog measurements. |
| PA0–PA15, PB0–PB15, etc. | General-purpose I/O | 87 total GPIOs with configurable pull-up/down, alternate function remapping, and EXTI capability - supports flexible board layout and firmware-defined peripheral routing. |
| PA1, PA2, PA3, PA4, PA5, PA6, PA7 | ADC1_INx / DAC_OUTx | Dedicated analog input/output pins with internal routing to ADC1/DAC1 - eliminates external signal routing complexity for current/voltage feedback paths. |
| PE7–PE9, PE11–PE14 | TIM1_CHx / TIM1_BKIN | Advanced timer channel and brake inputs on Port E - enables direct connection to gate driver fault signals and PWM output stage for safe shutdown. |
| PD0, PD1 | OSC_IN / OSC_OUT | 4–32 MHz crystal oscillator interface - supports precise clocking for USB, CAN, and real-time control loops requiring low jitter. |
| PA11, PA12 | USB_DM / USB_DP | Full-speed USB 2.0 differential pair with internal transceivers - eliminates need for external PHY in firmware update and debug interfaces. |
Key Features
| Feature | Design Value |
|---|---|
| Hardware CRC unit | Accelerates firmware image integrity checks and communication packet validation without CPU overhead. |
| Programmable voltage detector (PVD) | Configurable threshold monitoring of VDD to trigger early warning interrupts before brown-out resets occur. |
| Capacitive touch sensing controller (TSC) | 24-channel hardware-accelerated touch acquisition with built-in desaturation and noise filtering - enables robust front-panel HMI without external ICs. |
| RTC with alarm & wakeup | Calendar-mode real-time clock with periodic wake-up from Stop/Standby modes - supports low-power metering and scheduled sensor polling. |
| Serial wire debug (SWD) | 2-pin debug interface supporting full JTAG functionality - simplifies PCB layout and reduces test point count during development and field servicing. |
Applications
| Industrial Motor Control | Digital Power Supply |
|---|---|
Use Scenario: Three-phase inverter driving PMSM/BLDC motors in HVAC compressors and servo drives. IC Role / Device Role / Timing Role: Real-time execution of FOC algorithm, synchronized PWM generation, current/voltage sensing, and fault protection. Use Value: Integrated advanced timers with deadtime and emergency stop eliminate external logic; PGA+COMP enable direct shunt-based current sensing without opamp biasing circuits. | Use Scenario: Isolated AC/DC or DC/DC converter with adaptive voltage regulation and thermal derating. IC Role / Device Role / Timing Role: Digital controller managing PID loop, ADC-sampled output voltage/current, DAC-set reference, and CAN-based telemetry. Use Value: Dual 12-bit DACs provide precise programmable references; four ADCs allow simultaneous measurement of primary/secondary side parameters and temperature. |
| Medical Instrumentation | Human-Machine Interface |
Use Scenario: Portable patient monitor acquiring ECG, SpO₂, and respiration waveforms. IC Role / Device Role / Timing Role: Analog front-end signal conditioning, oversampled ADC acquisition, digital filtering, and USB data streaming. Use Value: Rail-to-rail comparators detect QRS complexes; embedded opamps implement active filters; 24-bit SysTick timer ensures sub-millisecond sampling intervals. | Use Scenario: Touch-enabled control panel for industrial PLCs or laboratory equipment. IC Role / Device Role / Timing Role: Capacitive touch sensing, button/slider/rotary decoding, LED backlight PWM, and CAN/UART communication. Use Value: Hardware TSC supports 24 channels with automatic baseline tracking and noise rejection - enables reliable operation in electrically noisy factory environments. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32F303RCT6 | 128 KB Flash, 40 KB SRAM, same peripherals and pinout in LQFP64 package | Lower memory capacity suits cost-sensitive motor control where firmware footprint is constrained | Select when BOM cost reduction is prioritized and application fits within reduced Flash/SRAM margins. |
| STM32F407VGT6 | Cortex-M4F at 168 MHz, 1 MB Flash, 192 KB SRAM, no integrated PGAs/comparators, different pinout | Higher compute throughput for vision/audio processing; lacks analog front-end integration | Choose only if computational headroom outweighs loss of analog integration and requires external signal conditioning. |
Compared with STM32F303RCT6, the STM32F303VCT6 offers 128 KB more Flash and 8 KB extra SRAM for larger control algorithms and data logging; versus STM32F407VGT6, it trades raw CPU speed for on-chip analog signal chain components essential for sensor-rich embedded systems without external opamp or comparator ICs.
Availability
STM32F303VCT6 is available at Aetrix Electronics and suitable for industrial motor control, digital power supplies, medical instrumentation, and human-machine interface applications requiring stable component supply across multi-year production cycles.
Supply support for STM32F303VCT6 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power devices, sensors, and analog ICs for industrial, automotive, and consumer markets.
The STM32F3 series targets cost-sensitive, analog-intensive embedded applications - combining high-performance Cortex-M4 cores with rich integrated analog peripherals to replace discrete signal-chain components in motor control, power conversion, and sensing systems.
FAQ
What is the maximum operating frequency and how is it achieved?
The STM32F303VCT6 achieves a maximum CPU frequency of 72 MHz using its internal PLL, which multiplies the 8 MHz HSI or external crystal oscillator (4–32 MHz) with programmable dividers. This frequency is sustained across the full temperature and voltage range (2.0–3.6 V) with proper decoupling and thermal design, and is validated per DS9118 Rev 14 Section 6.3.9 (PLL characteristics).
Does this MCU support hardware-based cryptographic acceleration?
No, the STM32F303VCT6 does not include dedicated cryptographic accelerators (e.g., AES, SHA, PKA). It relies on software libraries for encryption tasks. For hardware crypto, ST's STM32L4+, STM32H7, or STM32WB families provide AES-128/256, HASH, and PKA engines - confirmed by absence in DS9118 feature list and functional overview (Section 3).
How many I/O pins support 5 V tolerance and why does it matter?
Up to 52 I/O pins are 5 V-tolerant (as specified in Section 3.10 and Table 13 of DS9118). This allows direct interfacing with legacy 5 V logic, industrial sensors, and RS-232/RS-485 transceivers without level shifters - reducing BOM cost and PCB area while improving signal integrity in mixed-voltage systems.
Can the internal opamps be configured as programmable-gain amplifiers (PGAs)?
Yes, all four operational amplifiers can operate in PGA mode with gains of 1, 2, 4, 8, 16, or 32 (Section 3.15 and Table 68), using internal resistive networks and selectable feedback paths. Each PGA input is accessible on dedicated pins (e.g., OPAMP1_VINP = PA1, OPAMP1_VINN = PA0), enabling direct shunt-current sensing or sensor signal amplification without external components.
STM32F303VCT6 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 100-LQFP
- Series:
- STM32F3
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Verified
- Core Processor:
- ARM® Cortex®-M4
- Core Size:
- 32-Bit Single-Core
- Speed:
- 72MHz
- Connectivity:
- CANbus, I2C, IrDA, LINbus, SPI, UART/USART, USB
- Peripherals:
- DMA, I2S, POR, PWM, WDT
- Number of I/O:
- 87
- Program Memory Size:
- 256KB (256K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 40K x 8
- Voltage - Supply (Vcc/Vdd):
- 2V ~ 3.6V
- Data Converters:
- A/D 39x12b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32F303VCT6 FAQ
1.How can I place an order for STM32F303VCT6 through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32F303VCT6 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32F303VCT6 reliable?
The price and inventory of STM32F303VCT6 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32F303VCT6 is usually 5 days.
3.What payment methods are accepted for STM32F303VCT6?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32F303VCT6 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32F303VCT6?
STM32F303VCT6 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32F303VCT6 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32F303VCT6?
For technical support, including STM32F303VCT6 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32F303VCT6 requirements.
6.How does Aetrix verify that STM32F303VCT6 is sourced from the original manufacturer or authorized distributors?
All STM32F303VCT6 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32F303VCT6 meets industry standards.
7.What is the process for return or replacement of STM32F303VCT6?
All STM32F303VCT6 units undergo pre-shipment inspection (PSI). If there is an issue with STM32F303VCT6, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32F303VCT6 part is unused and in its original packaging.
Return procedure for STM32F303VCT6:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32F303VCT6 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

