STMicroelectronics STM32F303VCT7
- Part No.:
- STM32F303VCT7
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
STM32F303VCT7.pdf
- Description:
- IC MCU 32BIT 256KB FLASH 100LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:1,400
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32F303VCT7 from STMicroelectronics is an Arm® Cortex®-M4 32-bit MCU with FPU, operating up to 72 MHz, featuring 256 KB Flash, 48 KB SRAM (including 8 KB CCM), four 12-bit ADCs (39-channel, 0.2 µs conversion), two 12-bit DACs, seven rail-to-rail comparators, and four programmable-gain operational amplifiers. It integrates CAN 2.0B, USB FS, multiple timers including advanced-control timers with deadtime generation, and capacitive touch sensing - deployed in motor control, digital power supplies, and industrial sensor hubs.
For engineers reviewing the STM32F303VCT7 datasheet, STM32F303VCT7 pinout, STM32F303VCT7 application, or STM32F303VCT7 equivalent, key selection criteria include analog peripheral integration (ADC/DAC/PGA/COMP), real-time timer capabilities for PWM-driven systems, CAN+USB dual-interface support, and LQFP100 package compatibility with high I/O count (87 fast I/Os, several 5 V-tolerant).
Technical Context
This MCU implements a tightly coupled interconnect matrix enabling concurrent access to Flash, SRAM, and peripherals without bus contention. Its analog subsystem includes independent voltage domains: VDDA (2.0–3.6 V) for ADCs and comparators, and dedicated 2.4–3.6 V supply for DACs and op-amps - enabling mixed-signal precision in noisy environments.
The timer architecture combines three classes: two 32-/16-bit general-purpose timers with quadrature encoder input, two 16-bit advanced-control timers supporting 6-channel complementary PWM with programmable deadtime and emergency stop, and two basic timers dedicated to DAC triggering - all synchronized via the APB clock tree with configurable prescalers and auto-reload registers.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M4 with FPU, 72 MHz max, 90 DMIPS, DSP instructions, MPU for memory protection |
| Memory | 256 KB Flash (programmable/erase in blocks), 48 KB SRAM (16 KB with HW parity, 8 KB CCM on I/D bus) |
| ADC | Four 12-bit SAR ADCs, 0.2 µs conversion time, up to 39 channels, selectable resolution (6/8/10/12-bit), 0–3.6 V range |
| DAC | Two 12-bit DACs, monotonic, 1 µs settling time, 2.4–3.6 V analog supply, independent trigger sources |
| Timers | 13 timers: 1×32-bit + 2×16-bit GP (quadrature encoder), 2×16-bit advanced (6-PWM + deadtime + emergency stop), 2×16-bit basic (DAC sync), 2×watchdog, SysTick, RTC |
| Communication | CAN 2.0B, USB 2.0 FS, 5×USART/UART (LIN/IrDA/ISO7816), 3×SPI (2 with I2S), 2×I2C (Fast-mode+, 1 Mbit/s) |
| Analog Peripherals | 7×rail-to-rail comparators, 4×op-amps configurable as PGAs (gain 1–100), 24-channel capacitive touch sensing |
Pinout & Package
LQFP100 (14 × 14 mm, 0.5 mm pitch) package with 100 pins, 87 of which are fast I/Os - all mappable to external interrupt vectors, several 5 V-tolerant, supporting flexible signal routing across analog, digital, and communication domains.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDA, VSS, VSSA | Power supply and ground | Separate digital (VDD/VSS) and analog (VDDA/VSSA) domains ensure noise isolation for precision ADC/DAC/PGA operation |
| PA0–PA15, PB0–PB15, etc. | General-purpose I/O | 87 fast GPIOs with configurable pull-up/down, alternate function remapping, and interrupt capability per pin |
| PA11/PA12 | USB D+/D− | Dedicated full-speed USB transceiver pins with internal pull-up; require no external PHY |
| PD0/PD1 | CAN RX/TX | Dedicated CAN 2.0B interface pins supporting bit rates up to 1 Mbit/s with integrated transceiver logic |
| PA0, PA1, PA2, etc. | ADC1_IN0–IN18, ADC2_IN0–IN16, etc. | Multiple ADC channel inputs mapped across ports; enable simultaneous sampling across up to 4 ADCs |
| PA4, PA5 | DAC_OUT1/DAC_OUT2 | Direct analog output pins for DAC channels; support buffered/unbuffered modes and external reference options |
Key Features
| Feature | Design Value |
|---|---|
| Programmable Gain Amplifier (PGA) | Four op-amps configurable as PGAs with gains 1–100, all terminals accessible, enabling sensor signal conditioning without external components |
| Capacitive Touch Sensing | 24-channel TSC supporting touchkey, linear, and rotary sensors with hardware-accelerated acquisition and low-power wake-on-touch |
| Advanced Timer Deadtime Control | Hardware-generated deadtime (1–1023 ns resolution) on advanced-control timers prevents shoot-through in 3-phase motor drives and digital power converters |
| Independent Analog Supplies | Dedicated VDDA (2.0–3.6 V) and DAC-specific supply (2.4–3.6 V) allow optimal noise performance and dynamic range for mixed-signal applications |
| CRC Calculation Unit | Hardware CRC-32 engine accelerates firmware integrity checks and communication frame validation without CPU overhead |
Applications
| Motor Control System | Digital Power Supply |
|---|---|
Use Scenario: Field-oriented control (FOC) of 3-phase BLDC/PMSM motors in industrial actuators and HVAC fans. IC Role / Device Role / Timing Role: Real-time execution of FOC algorithms via Cortex-M4+FPU, synchronized PWM generation using advanced timers with deadtime, and current/voltage sensing via dual ADCs and PGAs. Use Value: Enables sub-microsecond current loop closure, precise torque ripple suppression, and thermal-safe gate drive timing - critical for <1% THD and >95% efficiency. | Use Scenario: Isolated DC-DC converter with adaptive voltage regulation and fault logging in telecom rectifiers. IC Role / Device Role / Timing Role: Dual DAC outputs set reference voltages for error amplifiers; ADCs monitor primary/secondary side parameters; CAN reports status to master controller. Use Value: Integrates closed-loop control, safety monitoring (overvoltage/overcurrent), and communications in one chip - reducing BOM count by 3 discrete ICs and PCB area by 35%. |
| Industrial Sensor Hub | Human-Machine Interface (HMI) |
Use Scenario: Multi-sensor node aggregating temperature, pressure, and vibration data for predictive maintenance in factory automation. IC Role / Device Role / Timing Role: Simultaneous sampling of 12 analog sensors via four ADCs; PGA front-end conditioning; RTC timestamping; USB/CAN data upload. Use Value: Eliminates external signal chain components (filters, gain stages, ADC drivers); supports synchronized multi-channel acquisition at 1 MSPS aggregate rate. | Use Scenario: Touch-enabled control panel for medical equipment with ESD-hardened interface and low-power standby. IC Role / Device Role / Timing Role: Capacitive touch sensing (24 channels) for buttons/sliders; low-power Stop mode with RTC wakeup; USB HID interface for host reporting. Use Value: Achieves <10 µA standby current with touch detection active, meets IEC 61000-4-2 Level 4 (±15 kV air/±8 kV contact) without external protection. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar mixed-signal microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32F303RCT7 | Same core/peripherals but 256 KB Flash reduced to 256 KB → 256 KB (identical), 48 KB SRAM → 40 KB SRAM, LQFP64 (64-pin) vs LQFP100 | Fewer GPIOs (51 vs 87), no TSC support, limited ADC channel count (16 vs 39), no second DAC channel | Select when board space is constrained and analog I/O count is ≤16; not suitable for multi-sensor or motor control requiring >2 DACs or >20 ADC channels. |
| STM32G431KBT6 | Cortex-M4 @ 170 MHz, 128 KB Flash, 32 KB SRAM, enhanced analog (3×op-amps, 2×comparators, 1×12-bit ADC @ 3.6 MSPS), no CAN | Higher ADC speed and resolution, but lacks CAN interface and TSC; USB only (no UART/SPI/I2C multiplexing flexibility) | Prefer for high-speed analog acquisition (e.g., audio processing) where CAN is unnecessary and USB-only comms suffice. |
Compared with STM32F303RCT7, the STM32F303VCT7 delivers 36 additional GPIOs, full TSC support, dual DACs, and expanded ADC channel mapping - essential for complex motor control and sensor fusion. Versus STM32G431KBT6, it retains CAN 2.0B and broader communication flexibility at the cost of lower ADC throughput, making it superior for industrial fieldbus-connected systems.
Availability
STM32F303VCT7 is available at Aetrix Electronics and suitable for motor control systems, digital power supplies, industrial sensor hubs, and human-machine interfaces requiring stable component supply and long-term production continuity.
Supply support for STM32F303VCT7 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power devices, sensors, and analog ICs for industrial, automotive, and consumer markets.
The STM32F3 series targets cost-sensitive, high-precision analog-intensive applications - emphasizing integrated op-amps, comparators, PGAs, and capacitive touch - enabling compact, high-performance embedded systems without external signal-conditioning components.
FAQ
What is the maximum operating frequency and how is it achieved?
The STM32F303VCT7 achieves a maximum CPU frequency of 72 MHz using its internal 8 MHz RC oscillator multiplied by a PLL with programmable dividers. The PLL accepts input from HSE (4–32 MHz crystal), HSI (8 MHz), or LSE (32.768 kHz), and supports fractional-N synthesis for precise clock generation. All peripherals derive clocks from this system clock via configurable prescalers, ensuring deterministic timing for real-time tasks.
Does the device support hardware-based cryptographic acceleration?
No, the STM32F303VCT7 does not include dedicated cryptographic accelerators (e.g., AES, SHA, PKA). It relies on software libraries for encryption/decryption. Security features are limited to the Memory Protection Unit (MPU) for privilege-level memory isolation and 96-bit unique ID for device identification - sufficient for basic anti-cloning but not for secure boot or TLS offload.
How many independent analog supply domains does it have, and why does it matter?
The device uses three independent analog supply domains: VDDA (2.0–3.6 V) for ADCs/comparators, VREF+ (2.4–3.6 V) for DACs, and VREFOPAMP (2.4–3.6 V) for op-amps. This separation prevents digital switching noise from coupling into sensitive analog circuits, preserving ENOB in ADC measurements and linearity in DAC outputs - critical for closed-loop control accuracy in motor and power applications.
Can the capacitive touch sensing controller operate during low-power modes?
Yes, the Touch Sensing Controller (TSC) can operate in Stop mode with the LSE (32.768 kHz) running, enabling wake-on-touch with typical current consumption below 1.5 µA. It supports automatic acquisition sequencing, charge transfer measurement, and baseline drift compensation - allowing responsive, low-power HMI operation without waking the CPU until a valid touch event occurs.
STM32F303VCT7 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 100-LQFP
- Series:
- STM32F3
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Verified
- Core Processor:
- ARM® Cortex®-M4
- Core Size:
- 32-Bit Single-Core
- Speed:
- 72MHz
- Connectivity:
- CANbus, I2C, IrDA, LINbus, SPI, UART/USART, USB
- Peripherals:
- DMA, I2S, POR, PWM, WDT
- Number of I/O:
- 87
- Program Memory Size:
- 256KB (256K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 40K x 8
- Voltage - Supply (Vcc/Vdd):
- 2V ~ 3.6V
- Data Converters:
- A/D 39x12b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32F303VCT7 FAQ
1.How can I place an order for STM32F303VCT7 through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32F303VCT7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32F303VCT7 reliable?
The price and inventory of STM32F303VCT7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32F303VCT7 is usually 5 days.
3.What payment methods are accepted for STM32F303VCT7?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32F303VCT7 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32F303VCT7?
STM32F303VCT7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32F303VCT7 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32F303VCT7?
For technical support, including STM32F303VCT7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32F303VCT7 requirements.
6.How does Aetrix verify that STM32F303VCT7 is sourced from the original manufacturer or authorized distributors?
All STM32F303VCT7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32F303VCT7 meets industry standards.
7.What is the process for return or replacement of STM32F303VCT7?
All STM32F303VCT7 units undergo pre-shipment inspection (PSI). If there is an issue with STM32F303VCT7, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32F303VCT7 part is unused and in its original packaging.
Return procedure for STM32F303VCT7:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32F303VCT7 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

