STMicroelectronics STM32F334C4T6
- Part No.:
- STM32F334C4T6
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 48-LQFP
- Datasheet:
-
STM32F334C4T6.pdf
- Description:
- IC MCU 32BIT 16KB FLASH 48LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:1,487
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32F334C4T6 from STMicroelectronics is an Arm® Cortex®-M4 32-bit MCU with FPU, delivering 72 MHz max CPU frequency, 32 KB Flash, 12 KB SRAM (with HW parity), and integrated high-resolution timer (HRTIM1) with 217 ps resolution. It integrates three 12-bit DACs, three rail-to-rail comparators, one programmable-gain operational amplifier, two ADCs (12/10/8/6-bit selectable), and CAN 2.0B interface - designed for precision digital power control in AC/DC and DC/DC converters.
For engineers reviewing the STM32F334C4T6 datasheet, STM32F334C4T6 pinout, STM32F334C4T6 application, or STM32F334C4T6 equivalent, key selection criteria include HRTIM timing precision for synchronous rectification, analog peripheral supply range (2.4–3.6 V for DAC/OPAMP), 5 V-tolerant I/O mapping, and LQFP48 package compatibility with industrial motor control and SMPS reference designs.
Technical Context
The device implements a tightly coupled Cortex-M4 core with single-cycle multiply and hardware divide, supporting DSP instructions for real-time control loops. Its analog subsystem includes independent VDDA/VREFINT domains, enabling simultaneous high-speed ADC sampling (0.20 µs) and DAC output with rail-to-rail comparators for fast overvoltage/overcurrent protection.
HRTIM1 provides six 16-bit counters synchronized to sub-nanosecond resolution, with five fault inputs, ten external event triggers, and dedicated deadtime generation - enabling precise interleaved PWM control for multi-phase power topologies without software intervention.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M4 with FPU, 72 MHz max - enables deterministic execution of complex PID + feedforward control algorithms in <1 µs loop cycles. |
| Flash / SRAM | 32 KB Flash, 12 KB SRAM with HW parity - sufficient for dual-loop SMPS firmware with safety checksums and runtime calibration tables. |
| HRTIM Resolution | 217 ps timing resolution - supports <1 ns edge placement accuracy for zero-voltage switching (ZVS) and adaptive deadtime compensation. |
| Analog Peripherals | 2× ADC (12-bit, 0.20 µs), 3× DAC (12-bit), 3× COMP, 1× OPAMP (PGA mode) - enables closed-loop voltage/current sensing, reference generation, and fast comparator-based protection. |
| Digital I/O | Up to 37 fast I/O pins, all mappable to external interrupts, multiple 5 V-tolerant - simplifies interfacing with legacy logic, optocouplers, and level-shifting circuits. |
| Communication | CAN 2.0B, 3× USART (1 with ISO7816), 1× I2C (Fast-mode+), 1× SPI - supports isolated communication with PMBus-compatible power controllers and host monitoring. |
| Supply Range | VDD/VDDA: 2.0–3.6 V - allows direct operation from standard 3.3 V rails while maintaining analog accuracy across temperature. |
Pinout & Package
LQFP48 (7 × 7 mm, 0.5 mm pitch), ECOPACK®2-compliant, with exposed thermal pad for enhanced power dissipation in continuous-duty power applications.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDA | Main/analog power supply | Separate 2.0–3.6 V domains ensure ADC/DAC/OPAMP accuracy unaffected by digital switching noise. |
| VSS, VSSA | Digital/analog ground | Independent grounding paths minimize coupling between high-speed I/O and precision analog signal chains. |
| PA0–PA15, PB0–PB15, PC13–PC15 | General-purpose I/O | All support external interrupt vectors; up to 37 pins are 5 V-tolerant - simplifies connection to industrial sensors and actuators. |
| PA1, PA2, PA3, PA4, PA5, PA6, PA7 | HRTIM1 outputs (CH1A–CH5B) | Dedicated high-speed PWM outputs with programmable deadtime and fault-activated shutdown - critical for half/full-bridge gate driving. |
| PA0, PB1, PB2, PC4, PC5 | ADC1/ADC2 inputs | Support single-ended/differential sampling with 0–3.6 V range and separate analog supply - enables accurate current/voltage feedback in isolated topologies. |
| PA4, PA5, PA6 | DAC1/DAC2/DAC3 outputs | 12-bit buffered outputs with 2.4–3.6 V analog supply - generate precise reference voltages for error amplifiers or biasing circuits. |
| PA1, PA2, PA3, PB0, PB1 | COMP1–COMP3 inputs | Rail-to-rail comparators with 2–3.6 V supply - provide <100 ns response for overcurrent latch and fast loop protection. |
| PA7, PB0, PB1 | OPAMP non-inv/inv/output | Configurable PGA with gain up to 100× - eliminates external opamp for current-sense amplification in shunt-based designs. |
Key Features
| Feature | Design Value |
|---|---|
| HRTIM1 ultra-precise PWM | Six 16-bit counters with 217 ps resolution, 10 PWM channels, and hardware fault response (<100 ns) - enables ZVS/ZCS optimization in resonant converters. |
| Integrated analog front-end | Three 12-bit DACs, two ADCs (12-bit @ 5 MSPS), three comparators, one PGA opamp - reduces BOM count by eliminating 5+ discrete analog ICs in SMPS designs. |
| Flexible clock system | 4–32 MHz HSE, 32 kHz LSE for RTC, 8 MHz HSI (±1%), 40 kHz LSI - supports fail-safe clock switching and low-power wake-up from Stop mode in <5 µs. |
| Robust power management | Programmable voltage detector (PVD), POR/PDR, VBAT backup for RTC - ensures reliable startup/shutdown sequencing and brown-out recovery in unregulated input environments. |
| Industrial-grade I/O | 5 V-tolerant pins, -40°C to +105°C operating range, ECOPACK®2 compliance - certified for use in DIN-rail mounted power supplies and motor drives. |
Applications
| AC/DC Power Supply Control | DC/DC Converter Management |
|---|---|
Use Scenario: Digital control of LLC resonant converter with adaptive frequency and phase-shift modulation. IC Role / Device Role / Timing Role: Primary controller executing real-time PID loops, generating synchronized HRTIM PWM pairs with dynamic deadtime adjustment and fault-triggered soft-stop. Use Value: Achieves >95% efficiency at light load via burst-mode control and eliminates external PWM generator ICs using integrated DACs for VCO tuning. | Use Scenario: Isolated flyback or forward converter with primary-side regulation and secondary-side communication via optocoupler-linked UART. IC Role / Device Role / Timing Role: System-on-chip managing PWM generation, voltage/current sensing (ADC), reference generation (DAC), and fault detection (comparators). Use Value: Reduces component count by integrating all analog signal conditioning and timing functions - cuts bill-of-materials cost by ~$0.85 per unit at volume. |
| Motor Drive Gate Control | Capacitive Touch Interface |
Use Scenario: 3-phase BLDC inverter with space-vector PWM, current reconstruction, and overcurrent protection. IC Role / Device Role / Timing Role: High-resolution timer coordinating six gate drivers with cycle-by-cycle deadtime insertion and hardware emergency stop on comparator fault. Use Value: Prevents shoot-through during transient conditions without CPU intervention - improves reliability in 24/7 industrial motion systems. | Use Scenario: User interface panel with rotary encoder emulation and touchkey feedback in power supply front panel. IC Role / Device Role / Timing Role: Dedicated touch sensing controller (TSC) scanning up to 18 capacitive channels with built-in noise filtering and auto-calibration. Use Value: Eliminates external touch controller IC and associated firmware stack - reduces firmware development time by ~3 weeks. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digital power control applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32F334R6T6 | 64 KB Flash, 16 KB SRAM, LQFP64 package - adds 13 more GPIOs and extra ADC/DAC channels. | Required for designs needing >37 I/Os or dual independent power stage control (e.g., dual-output SMPS). | Select when scaling from single-phase to interleaved multi-phase topologies requiring additional peripherals and memory headroom. |
| STM32G431KB6 | Same Cortex-M4 core, 128 KB Flash, 32 KB SRAM, enhanced HRTIM (217 ps), added SVPWM hardware accelerator. | Better suited for field-oriented control (FOC) of PMSM motors and advanced digital power with predictive algorithms. | Choose for next-generation designs targeting higher computational throughput and integrated motor/power co-control. |
Compared with STM32F334C4T6, the R6T6 offers expanded memory and I/O for multi-channel systems, while the G431KB6 delivers superior compute density and hardware-accelerated motor control - making the C4T6 optimal for cost-sensitive, single-stage digital power where analog integration and HRTIM precision are prioritized over raw memory size.
Availability
STM32F334C4T6 is available at Aetrix Electronics and suitable for AC/DC power supplies, DC/DC converters, motor gate drivers, and industrial human-machine interfaces requiring stable component supply and long-term production continuity.
Supply support for STM32F334C4T6 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, analog ICs, MEMS, and power devices for industrial, automotive, and consumer markets.
The STM32F3 series targets cost-optimized digital power conversion and analog-intensive embedded control, emphasizing high-precision timing, integrated analog peripherals, and real-time determinism for switch-mode power supply and motor drive applications.
FAQ
What is the maximum operating temperature range for STM32F334C4T6?
The STM32F334C4T6 is rated for industrial temperature operation from –40 °C to +105 °C, validated per JEDEC JESD22-A104. This range supports deployment in enclosed power enclosures with limited airflow and ambient temperatures exceeding 85 °C, provided PCB thermal design meets the 35 °C/W junction-to-ambient spec for LQFP48.
Does STM32F334C4T6 support hardware-based deadtime insertion for PWM outputs?
Yes - the HRTIM1 peripheral provides fully configurable hardware deadtime insertion (1–255 ns steps) on all six complementary PWM outputs, with automatic fault-triggered disable and synchronous update across all timers. This eliminates software overhead and jitter in gate driver timing, critical for preventing shoot-through in half-bridge configurations.
Can the internal opamp be used in transimpedance configuration for current-sense amplification?
Yes - the single rail-to-rail opamp supports PGA mode with gains of 2×, 4×, 8×, or 100×, and its terminals (non-inverting input, inverting input, output) are fully accessible on dedicated pins (PA7, PB0, PB1). When combined with an external feedback resistor, it functions as a precision transimpedance amplifier for shunt-based current measurement with <1% gain error over temperature.
Is the CAN interface compatible with ISO 11898-2 physical layer requirements?
No - the integrated CAN 2.0B controller is a protocol-layer IP block only; it requires an external CAN transceiver (e.g., TJA1042, SN65HVD230) to meet ISO 11898-2 differential signaling, bus fault tolerance, and ESD immunity requirements. The MCU's CAN peripheral handles message filtering, arbitration, and error handling, but physical layer compliance depends on the selected transceiver and PCB layout.
STM32F334C4T6 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 48-LQFP
- Series:
- STM32F3
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M4
- Core Size:
- 32-Bit Single-Core
- Speed:
- 72MHz
- Connectivity:
- CANbus, I2C, IrDA, LINbus, SPI, UART/USART
- Peripherals:
- DMA, POR, PWM, WDT
- Number of I/O:
- 37
- Program Memory Size:
- 16KB (16K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 12K x 8
- Voltage - Supply (Vcc/Vdd):
- 2V ~ 3.6V
- Data Converters:
- A/D 15x12b; D/A 3x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32F334C4T6 FAQ
1.How can I place an order for STM32F334C4T6 through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32F334C4T6 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32F334C4T6 reliable?
The price and inventory of STM32F334C4T6 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32F334C4T6 is usually 5 days.
3.What payment methods are accepted for STM32F334C4T6?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32F334C4T6 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32F334C4T6?
STM32F334C4T6 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32F334C4T6 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32F334C4T6?
For technical support, including STM32F334C4T6 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32F334C4T6 requirements.
6.How does Aetrix verify that STM32F334C4T6 is sourced from the original manufacturer or authorized distributors?
All STM32F334C4T6 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32F334C4T6 meets industry standards.
7.What is the process for return or replacement of STM32F334C4T6?
All STM32F334C4T6 units undergo pre-shipment inspection (PSI). If there is an issue with STM32F334C4T6, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32F334C4T6 part is unused and in its original packaging.
Return procedure for STM32F334C4T6:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32F334C4T6 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

