STMicroelectronics STM32F401VEH6
- Part No.:
- STM32F401VEH6
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 100-UFBGA
- Datasheet:
-
STM32F401VEH6.pdf
- Description:
- IC MCU 32BIT 512KB FLSH 100UFBGA
- Quantity:
- Payment:

- Shipping:

Inventory:2,023
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32F401VEH6 from STMicroelectronics is a 32-bit Arm® Cortex®-M4 microcontroller with FPU, operating up to 84 MHz, featuring 512 KB Flash, 96 KB SRAM, one 12-bit 2.4 MSPS ADC (16 channels), USB 2.0 FS OTG controller with on-chip PHY, and 81 GPIOs (78 fast I/Os, all 5 V-tolerant). It targets embedded control in industrial HMI, sensor hubs, and portable medical devices requiring real-time signal processing and low-power operation.
For engineers reviewing the STM32F401VEH6 datasheet, STM32F401VEH6 pinout, STM32F401VEH6 application, or STM32F401VEH6 equivalent, key selection criteria include Flash/SRAM size, USB OTG capability, 5 V-tolerant I/O support, ART Accelerator-enabled zero-wait-state execution, and verified low-power modes (down to 2.4 µA Standby, 10 µA Stop with Deep Power Down).
Technical Context
The device integrates an adaptive real-time accelerator (ART Accelerator) enabling deterministic 0-wait-state execution from Flash at 84 MHz, paired with a memory protection unit (MPU) for secure task isolation. Its clock system includes dual oscillators (4–26 MHz HSE + 32 kHz LSE), internal 16 MHz/32 kHz RC with calibration, and dedicated audio PLL (PLLI2S) for I2S audio-class timing.
Peripheral architecture features a multi-AHB bus matrix supporting concurrent DMA transfers across 16-stream controllers, nested vectored interrupt controller (NVIC) with 92 interrupt lines, and advanced connectivity including SDIO, three I2C (SMBus/PMBus), three USART (up to 10.5 Mbit/s), four SPI (up to 42 Mbit/s), and USB OTG FS with integrated PHY - all accessible via 81 GPIOs with interrupt capability.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M4 with FPU and DSP instructions; delivers 105 DMIPS @ 84 MHz for real-time math-intensive tasks. |
| Memory | 512 KB Flash (with ART Accelerator for zero-wait-state access) + 96 KB SRAM + 512 B OTP; supports firmware updates and data logging without external memory. |
| ADC | 1×12-bit, 2.4 MSPS SAR ADC with up to 16 channels; enables high-speed analog sensing (e.g., motor current, battery voltage) with sub-microsecond sampling. |
| USB Interface | USB 2.0 Full-Speed Device/Host/OTG controller with on-chip PHY; eliminates need for external transceiver in portable diagnostics or HID applications. |
| I/O Voltage Tolerance | All 81 GPIOs are 5 V-tolerant; simplifies interface with legacy 5 V peripherals (e.g., RS-232 level shifters, industrial sensors) without external logic. |
| Low-Power Modes | Standby (2.4 µA @ 25 °C), Stop (10 µA typical in Deep Power Down); extends battery life in always-on sensor nodes and wearable monitors. |
| Clock Sources | 4–26 MHz HSE crystal oscillator + 32 kHz LSE RTC oscillator + factory-trimmed 16 MHz/32 kHz RC; ensures accurate timekeeping and robust boot timing across temperature ranges. |
Pinout & Package
LQFP100 (14 × 14 mm, 0.5 mm pitch), ECOPACK2-compliant, with 100 pins including VDD/VSS power rails, VCAP decoupling caps, NRST, BOOT0, SWDIO/SWCLK debug, USB DP/DM, and multiplexed peripheral signals.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VSS | Core & I/O supply rails | Separate 1.7–3.6 V domains enable noise isolation between analog/digital sections; requires local 100 nF + 4.7 µF decoupling per VDD pair. |
| VCAP_1 / VCAP_2 | Internal regulator bypass | Must connect 2.2 µF ceramic capacitors to stabilize 1.2 V core voltage; omission causes boot failure or erratic reset behavior. |
| NRST | Active-low reset input | Asynchronous reset with Schmitt trigger; compatible with push-button or supervisor ICs; minimum pulse width 20 ns. |
| SWDIO / SWCLK | Serial Wire Debug interface | Two-pin debug port replacing JTAG; supports full flash programming, real-time trace, and breakpoint debugging without pin overhead. |
| PA11 / PA12 | USB DP / USB DM | Dedicated full-speed USB transceiver pins; require 1.5 kΩ pull-up on DP for device enumeration; no external PHY needed. |
| PA0–PA15, PB0–PB15, etc. | General-purpose I/O | 81 total GPIOs, all interrupt-capable and 5 V-tolerant; support alternate functions like TIMx_CHy, USARTx_TX/RX, I2Cx_SCL/SDA, SPIx_SCK/MISO/MOSI. |
Key Features
| Feature | Design Value |
|---|---|
| ART Accelerator | Enables 0-wait-state execution from Flash at 84 MHz, eliminating performance penalty vs. SRAM execution while preserving code density. |
| 5 V-tolerant I/Os | All 81 GPIOs tolerate 5 V inputs regardless of VDD (1.7–3.6 V), reducing BOM cost and board space by removing level translators. |
| USB OTG FS with PHY | Integrated transceiver supports device/host/OTG roles; enables direct connection to PCs, USB flash drives, or HID peripherals without external silicon. |
| Low-power RTC with calendar | Hardware calendar and subsecond accuracy powered by VBAT; maintains time during Standby mode with only 1 µA consumption. |
| DMA with FIFO & burst | 16-stream controller with programmable FIFO depth and burst support; offloads CPU during ADC sampling, SPI transfers, or USB packet handling. |
Applications
| Industrial HMI Panel | Portable ECG Monitor |
|---|---|
Use Scenario: Touchscreen-based control panel in factory automation with serial sensor interfaces and local data logging. IC Role / Device Role / Timing Role: Main application processor managing GUI rendering, UART/I2C sensor polling, SDIO-based storage, and USB firmware updates. Use Value: 512 KB Flash stores embedded GUI assets and firmware; 5 V-tolerant I/Os interface directly with 5 V touch controllers; USB OTG enables field technician reprogramming. | Use Scenario: Battery-powered electrocardiogram acquisition with real-time waveform display and Bluetooth LE telemetry. IC Role / Device Role / Timing Role: Signal acquisition controller running ADC oversampling, FIR filtering, and USB HID streaming to host PC for analysis. Use Value: 2.4 MSPS ADC captures 12-lead ECG at ≥1 kSPS per channel; ART Accelerator ensures deterministic filter execution; Standby mode extends 7-day battery life. |
| Smart Building Sensor Node | USB-C Powered Diagnostic Tool |
Use Scenario: Wireless environmental sensor hub aggregating temperature, humidity, and CO₂ data via I2C sensors and transmitting via LoRaWAN. IC Role / Device Role / Timing Role: Central coordinator managing sensor polling, CRC-protected data packaging, RTC timestamping, and low-power sleep scheduling. Use Value: 96 KB SRAM buffers multiple sensor reads before transmission; 32 kHz LSE RTC provides accurate timestamps; Stop mode draws only 10 µA between 10-second wake intervals. | Use Scenario: Handheld diagnostic tool for automotive OBD-II and industrial CAN bus analysis, powered solely via USB-C VBUS. IC Role / Device Role / Timing Role: USB device enumerating as CDC ACM + HID composite, bridging UART-to-CAN messages with real-time timestamping. Use Value: USB OTG FS PHY eliminates external transceiver; 84 MHz CPU handles protocol translation and buffering; 5 V-tolerant UART pins interface directly with 5 V OBD-II adapters. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32F405RGT6 | Higher Flash (1 MB), adds Crypto processor, 2× USB OTG (FS + HS), no 5 V-tolerant I/Os | Suitable for secure firmware updates and dual-interface USB hosts; not drop-in due to I/O voltage mismatch | Select when cryptographic acceleration or high-bandwidth USB host is required, and 5 V tolerance is unnecessary. |
| STM32F072RBT6 | Cortex-M0+, lower performance (48 MHz), 128 KB Flash, 16 KB SRAM, no USB OTG PHY, 5 V-tolerant I/Os retained | Cost-sensitive, non-USB applications needing basic real-time control and sensor interfacing | Choose for simpler, lower-cost designs where 84 MHz performance and USB device capability are not required. |
Compared with STM32F405RGT6, STM32F401VEH6 offers superior I/O compatibility with legacy 5 V systems but lacks crypto and dual USB; versus STM32F072RBT6, it delivers 2.2× higher DMIPS and integrated USB device functionality at modest cost premium.
Availability
STM32F401VEH6 is available at Aetrix Electronics and suitable for industrial HMI, portable medical devices, smart building sensor nodes, and USB-C powered diagnostic tools requiring stable component supply and long-term production support.
Supply support for STM32F401VEH6 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, MEMS, and automotive-grade components since 1987.
The STM32F4 series targets high-performance embedded applications demanding DSP capability, rich connectivity, and energy efficiency - specifically engineered for real-time control, audio processing, and IoT edge nodes where Flash density, USB integration, and low-power operation converge.
FAQ
What is the maximum operating frequency and how is it achieved?
The STM32F401VEH6 achieves 84 MHz maximum CPU frequency using its internal PLL driven by the HSE (4–26 MHz crystal) or HSI (16 MHz RC). The ART Accelerator enables zero-wait-state execution from Flash at this speed, confirmed by Dhrystone 2.1 benchmarking at 105 DMIPS. No external clock source beyond the configured oscillator is required.
Does this MCU support USB device functionality without external components?
Yes. The STM32F401VEH6 integrates a full-speed USB 2.0 OTG controller with on-chip PHY, requiring only standard USB termination resistors (1.5 kΩ pull-up on DP) and proper PCB layout. No external transceiver, level shifter, or voltage regulator is needed for basic USB device enumeration and data transfer.
How many I/O pins are 5 V-tolerant and why does it matter?
All 81 GPIOs are 5 V-tolerant, meaning they safely accept 5 V logic inputs even when VDD is as low as 1.7 V. This eliminates external level-shifting circuitry when interfacing with common 5 V peripherals such as RS-232 transceivers, industrial sensors, or legacy microcontrollers - reducing BOM cost, board area, and signal integrity risk.
What low-power modes are supported and what are their typical currents?
It supports Run (146 µA/MHz), Stop (10 µA typical in Deep Power Down mode), and Standby (2.4 µA at 25 °C, 1.7 V). Stop mode retains SRAM and register content with fast wake-up; Standby powers down entire system except RTC and backup registers. All values are measured per official ST datasheet DS10086 Rev 5, Section 6.3.7.
STM32F401VEH6 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 100-UFBGA
- Series:
- STM32F4
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M4
- Core Size:
- 32-Bit Single-Core
- Speed:
- 84MHz
- Connectivity:
- I2C, IrDA, LINbus, SDIO, SPI, UART/USART, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, POR, PWM, WDT
- Number of I/O:
- 81
- Program Memory Size:
- 512KB (512K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 96K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.7V ~ 3.6V
- Data Converters:
- A/D 16x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32F401VEH6 FAQ
1.How can I place an order for STM32F401VEH6 through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32F401VEH6 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32F401VEH6 reliable?
The price and inventory of STM32F401VEH6 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32F401VEH6 is usually 5 days.
3.What payment methods are accepted for STM32F401VEH6?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32F401VEH6 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32F401VEH6?
STM32F401VEH6 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32F401VEH6 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32F401VEH6?
For technical support, including STM32F401VEH6 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32F401VEH6 requirements.
6.How does Aetrix verify that STM32F401VEH6 is sourced from the original manufacturer or authorized distributors?
All STM32F401VEH6 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32F401VEH6 meets industry standards.
7.What is the process for return or replacement of STM32F401VEH6?
All STM32F401VEH6 units undergo pre-shipment inspection (PSI). If there is an issue with STM32F401VEH6, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32F401VEH6 part is unused and in its original packaging.
Return procedure for STM32F401VEH6:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32F401VEH6 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

.jpg)