STMicroelectronics STM32F405OEY6BTR
- Part No.:
- STM32F405OEY6BTR
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 90-UFBGA, WLCSP
- Datasheet:
-
STM32F405OEY6BTR.pdf
- Description:
- IC MCU 32BIT 512KB FLASH 90WLCSP
- Quantity:
- Payment:

- Shipping:

Inventory:2,421
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32F405OEY6BTR from STMicroelectronics is a 32-bit Arm® Cortex®-M4 microcontroller with FPU, operating up to 168 MHz (210 DMIPS), featuring 512 KB flash, 192+4 KB SRAM (including 64 KB CCM), dual CAN 2.0B interfaces, USB OTG HS/FS, and 10/100 Ethernet MAC with IEEE 1588v2 support - deployed in industrial gateways requiring real-time connectivity and deterministic communication.
For engineers reviewing the STM32F405OEY6BTR datasheet, STM32F405OEY6BTR pinout, STM32F405OEY6BTR application, or STM32F405OEY6BTR equivalent, key selection criteria include its 168 MHz Cortex-M4+FPU core, dual-CAN + Ethernet + USB OTG HS capability, WLCSP90 package footprint, and integrated ART Accelerator enabling zero-wait-state flash execution.
Technical Context
This MCU integrates an Adaptive Real-Time (ART) Accelerator for deterministic flash execution at 168 MHz, a multi-AHB bus matrix for concurrent peripheral access, and a dedicated DMA controller supporting 16 streams with FIFOs and burst transfers - enabling simultaneous high-bandwidth operations across Ethernet, USB OTG HS, and camera interface (DCMI).
The device implements dual CAN 2.0B controllers with time-triggered communication support, IEEE 1588v2 hardware timestamping in its Ethernet MAC, and a parallel 8–14-bit DCMI capable of 54 MB/s throughput - all synchronized via a flexible clock tree with four PLLs (main, audio, USB, and system).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M4 with FPU and DSP instructions; enables floating-point math and signal processing without external coprocessor. |
| Max Clock Frequency | 168 MHz with ART Accelerator; delivers 210 DMIPS and real-time determinism for control loops and protocol stacks. |
| Flash / RAM | 512 KB flash + 192 KB SRAM + 4 KB backup SRAM + 64 KB CCM; supports large firmware images, dual-bank OTA, and low-latency data buffers. |
| Connectivity Peripherals | Dual CAN 2.0B, USB 2.0 OTG HS/FS (with ULPI & on-chip PHY), 10/100 Ethernet MAC with MII/RMII; enables converged industrial networking. |
| Analog Subsystem | Three 12-bit ADCs (2.4 MSPS each, 7.2 MSPS interleaved), two 12-bit DACs, temperature sensor, and true RNG; suitable for closed-loop analog I/O and secure boot. |
| Package | WLCSP90 (4.223 × 3.969 mm); ultra-compact footprint for space-constrained edge nodes and portable instrumentation. |
| Low-Power Modes | Sleep/Stop/Standby with VBAT RTC + 20×32-bit backup registers + optional 4 KB backup SRAM; supports battery-backed operation for >10-year retention. |
Pinout & Package
STM32F405OEY6BTR uses the WLCSP90 (4.223 × 3.969 mm) package with 90 solder balls, optimized for high-density PCB layouts and thermal performance in compact industrial modules.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDA, VSS, VSSA | Power supply and ground rails | Separate analog/digital domains ensure noise isolation for ADC/DAC accuracy; VDDA must be ≥ VDD for proper analog operation. |
| VCAP_1 / VCAP_2 | Internal voltage regulator decoupling | Requires 2.2 µF X5R ceramic capacitors per pin; critical for stable 1.2 V core voltage under dynamic load. |
| PA0–PA15, PB0–PB15, etc. | General-purpose I/O ports | Up to 140 GPIOs with interrupt capability; 138 pins are 5 V-tolerant, simplifying level-shifting in mixed-voltage systems. |
| PH0/PH1 | HSE oscillator input/output | Supports 4–26 MHz crystal; essential for Ethernet MAC timing, USB HS clock recovery, and precise RTC calibration. |
| PA11/PA12 | USB FS D+/D− | Full-speed USB 2.0 transceiver with integrated PHY; enables HID, CDC, and DFU without external components. |
| OTG_HS_* pins | USB HS interface (ULPI) | Requires external ULPI PHY; enables 480 Mbps host/device/OTG operation for high-throughput data acquisition. |
| RMII_* pins | Ethernet MAC RMII interface | 10/100 Mbps operation with 50 MHz reference clock; supports IEEE 1588v2 timestamping for time-sensitive networking (TSN). |
| CAN1_RX/CAN1_TX, CAN2_RX/CAN2_TX | Dual CAN 2.0B transceiver interfaces | Independent buses for redundant fieldbus communication or gateway bridging between CAN FD and legacy CAN networks. |
| DCMI_D0–D7, DCMI_HSYNC, VSYNC, PIXCLK | Parallel camera interface | 8-bit or 14-bit mode up to 54 MB/s; supports CMOS image sensors in machine vision and barcode scanning applications. |
Key Features
| Feature | Design Value |
|---|---|
| ART Accelerator | Enables zero-wait-state execution from flash at 168 MHz, eliminating cache misses and jitter in real-time control tasks. |
| CCM RAM | 64 KB tightly coupled memory accessible only by CPU (not DMA); ideal for critical stack, ISR context, or cryptographic keys. |
| Dual CAN + Ethernet | Hardware-accelerated CAN message filtering and Ethernet packet checksum offload reduce CPU load by >30% in gateway applications. |
| True Random Number Generator | FIPS-compliant entropy source used for secure key generation and TLS handshake randomness in embedded IoT deployments. |
| Flexible Static Memory Controller (FSMC) | Supports NOR/NAND/PSRAM/LCD with 8/16-bit data bus; enables direct attachment of external displays or code-execution-from-NOR. |
Applications
| Industrial Gateway | Machine Vision Edge Node |
|---|---|
Use Scenario: Protocol translation between Modbus RTU, CANopen, and MQTT over Ethernet/Wi-Fi. IC Role / Device Role / Timing Role: Central application processor managing dual CAN buses, 10/100 Ethernet MAC, and USB OTG HS for firmware updates. Use Value: Integrated IEEE 1588v2 hardware timestamping ensures sub-microsecond synchronization across distributed PLCs and HMIs. | Use Scenario: Real-time barcode reading and defect detection using CMOS image sensor and local inference. IC Role / Device Role / Timing Role: Image acquisition controller via DCMI, preprocessing unit with Cortex-M4 DSP instructions, and USB FS host for sensor configuration. Use Value: 54 MB/s parallel camera interface and 7.2 MSPS triple-interleaved ADC enable high-frame-rate capture without external frame buffer. |
| Secure Field Controller | Audio Processing Module |
Use Scenario: Tamper-resistant remote I/O module with encrypted firmware updates and secure boot. IC Role / Device Role / Timing Role: Root-of-trust MCU executing signed firmware, generating session keys via TRNG, and validating certificates in hardware. Use Value: 96-bit unique ID + OTP memory + hardware CRC unit provide immutable device identity and firmware integrity verification. | Use Scenario: Low-latency audio streaming and echo cancellation in VoIP endpoints or smart speakers. IC Role / Device Role / Timing Role: Audio subsystem controller with I2S master/slave, audio PLL (PLLI2S), and dual 12-bit DACs for analog output. Use Value: Dedicated audio PLL achieves <100 ps jitter for 192 kHz/24-bit playback, meeting studio-grade audio requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-performance ARM Cortex-M4 microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32F407VGT6 | LQFP100 package (14 × 14 mm), 1 MB flash, same peripherals but larger footprint and higher pin count. | Better suited for prototyping and designs requiring more GPIOs or external SDRAM via FSMC. | Select when board space allows and full 1 MB flash or additional timers/ADC channels are needed. |
| STM32H743ZIT6 | Cortex-M7 core @ 480 MHz, dual-core option, 2 MB flash, enhanced crypto accelerators, no DCMI. | Targeted at AI-on-edge and high-throughput motor control; lacks native camera interface but adds JPEG codec and DSI. | Choose for compute-intensive workloads where camera interface is not required and higher clock speed justifies cost increase. |
Compared with STM32F407VGT6, the STM32F405OEY6BTR trades flash capacity and package size for ultra-compact WLCSP90 integration; versus STM32H743ZIT6, it retains DCMI and dual CAN while offering lower power and proven ecosystem maturity for industrial field devices.
Availability
STM32F405OEY6BTR is available at Aetrix Electronics and suitable for industrial gateways, machine vision edge nodes, secure field controllers, and audio processing modules requiring stable component supply across extended product lifecycles.
Supply support for STM32F405OEY6BTR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power ICs, sensors, and automotive semiconductors since 1987.
The STM32F4-series targets high-performance real-time embedded applications demanding DSP capability, rich connectivity, and industrial-grade reliability - especially where Ethernet, USB OTG, and dual CAN coexist in resource-constrained environments.
FAQ
What is the maximum operating frequency and how is it achieved?
The STM32F405OEY6BTR achieves 168 MHz via its Arm Cortex-M4 core with FPU, enabled by the Adaptive Real-Time (ART) Accelerator that eliminates flash wait states. This requires proper VCAP capacitor placement (2.2 µF per pin) and stable 1.8–3.6 V supply. The core delivers 210 DMIPS at this frequency, validated per Dhrystone 2.1 benchmark.
Does this MCU support hardware encryption or secure boot features?
While the STM32F405OEY6BTR lacks dedicated cryptographic accelerators (e.g., AES, PKA), it includes a true random number generator (TRNG), 96-bit unique ID, and 512-byte one-time-programmable (OTP) memory - enabling software-based secure boot with verified signature checking and key storage. External secure elements are recommended for FIPS-level compliance.
Can the WLCSP90 package be hand-soldered or reworked reliably?
The WLCSP90 (4.223 × 3.969 mm, 0.4 mm pitch) is not suitable for hand soldering due to ball grid array geometry and thermal sensitivity. Reliable assembly requires stencil printing, precise pick-and-place, and nitrogen-reflow profiling. Rework demands specialized BGA rework stations with infrared heating and vacuum pickup - typical yield drops below 70% without professional equipment.
How does the dual CAN interface differ from single-CAN variants in this family?
The STM32F405OEY6BTR integrates two independent bxCAN controllers (CAN1 and CAN2), each with its own message RAM, filters, and transmit/receive FIFOs - enabling simultaneous communication on separate buses (e.g., CANopen for motion control + J1939 for diagnostics). Unlike single-CAN parts, it avoids software arbitration bottlenecks and supports time-triggered CAN scheduling across both interfaces.
STM32F405OEY6BTR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 90-UFBGA, WLCSP
- Series:
- STM32F4
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M4
- Core Size:
- 32-Bit Single-Core
- Speed:
- 168MHz
- Connectivity:
- CANbus, EBI/EMI, I2C, IrDA, LINbus, SPI, UART/USART, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, LCD, POR, PWM, WDT
- Number of I/O:
- 72
- Program Memory Size:
- 512KB (512K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 192K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 3.6V
- Data Converters:
- A/D 13x12b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32F405OEY6BTR FAQ
1.How can I place an order for STM32F405OEY6BTR through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32F405OEY6BTR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32F405OEY6BTR reliable?
The price and inventory of STM32F405OEY6BTR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32F405OEY6BTR is usually 5 days.
3.What payment methods are accepted for STM32F405OEY6BTR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32F405OEY6BTR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32F405OEY6BTR?
STM32F405OEY6BTR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32F405OEY6BTR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32F405OEY6BTR?
For technical support, including STM32F405OEY6BTR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32F405OEY6BTR requirements.
6.How does Aetrix verify that STM32F405OEY6BTR is sourced from the original manufacturer or authorized distributors?
All STM32F405OEY6BTR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32F405OEY6BTR meets industry standards.
7.What is the process for return or replacement of STM32F405OEY6BTR?
All STM32F405OEY6BTR units undergo pre-shipment inspection (PSI). If there is an issue with STM32F405OEY6BTR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32F405OEY6BTR part is unused and in its original packaging.
Return procedure for STM32F405OEY6BTR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32F405OEY6BTR Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

