Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Embedded > Microcontrollers

STMicroelectronics STM32F405OGY6TR

Name: STM32F405OGY6TR
Brand: STMicroelectronics
SKU: STM32F405OGY6TR
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: STM32F405OGY6TR

Manufacturer:: STMicroelectronics

Category:: Microcontrollers

Package:: 90-UFBGA, WLCSP

Datasheet:: STM32F405OGY6TR.pdf

Description:: IC MCU 32BIT 1MB FLASH 90WLCSP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:42,591

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

STM32F405OGY6TR from STMicroelectronics is a 32-bit Arm® Cortex®-M4 microcontroller with FPU, operating at up to 168 MHz (210 DMIPS), featuring 1 MB flash, 192+4 KB SRAM (including 64 KB CCM), USB OTG HS/FS, Ethernet MAC, dual CAN 2.0B, and DCMI camera interface - deployed in industrial gateways requiring real-time connectivity, deterministic control, and multi-protocol edge processing.

For engineers reviewing the STM32F405OGY6TR datasheet, STM32F405OGY6TR pinout, STM32F405OGY6TR application, or STM32F405OGY6TR equivalent, key selection criteria include its 168 MHz Cortex-M4+FPU performance, dual USB OTG (HS + FS) with dedicated DMA, IEEE 1588v2–capable 10/100 Ethernet MAC, and 8–14-bit parallel camera interface supporting up to 54 MB/s throughput.

Technical Context

The STM32F405OGY6TR implements an Adaptive Real-time Accelerator (ART Accelerator) enabling zero-wait-state execution from flash memory at 168 MHz, paired with a Memory Protection Unit (MPU) for secure task isolation in RTOS environments. Its multi-AHB bus matrix concurrently serves CPU, DMA, and peripheral access without arbitration bottlenecks.

It integrates dual USB controllers - one full-speed OTG with on-chip PHY, another high-speed/full-speed OTG with ULPI support and dedicated DMA - alongside a 10/100 Ethernet MAC with hardware IEEE 1588v2 timestamping and MII/RMII interfaces, enabling time-sensitive networking in industrial automation.

Key Specifications

Parameter	Value and Actual Design Meaning
CPU Core	Arm Cortex-M4 with FPU and DSP instructions; enables floating-point math acceleration for motor control and audio processing without external coprocessor.
Max Clock Frequency	168 MHz (210 DMIPS @ Dhrystone 2.1); delivers deterministic real-time response for servo loop closure ≤10 µs.
Memory	1 MB flash + 192 KB SRAM + 4 KB backup SRAM + 64 KB CCM; supports dual-bank flash for seamless firmware updates and critical data retention during brownout.
Connectivity	USB OTG HS/FS (dedicated DMA), 10/100 Ethernet MAC (IEEE 1588v2), 2× CAN 2.0B, SDIO, DCMI (54 MB/s); enables converged wired/wireless edge node with camera + network + fieldbus I/O.
Analog Peripherals	3× 12-bit ADCs (2.4 MSPS each, 7.2 MSPS interleaved), 2× 12-bit DACs, temperature sensor, VBAT monitoring; supports precision analog acquisition for sensor fusion and closed-loop actuation.
Timers & Control	Up to 17 timers including 2× 32-bit and 12× 16-bit general-purpose units, plus advanced-control TIM1/TIM8 with dead-time insertion; suitable for 3-phase motor FOC and PWM-driven power conversion.
Package & I/O	WLCSP90 (4.223 × 3.969 mm), 90-ball, 138× 5 V-tolerant I/Os; enables ultra-compact PCB layout for space-constrained embedded vision or portable HMI designs.

Pinout & Package

STM32F405OGY6TR uses a 90-ball WLCSP (Wafer-Level Chip Scale Package) with 0.4 mm pitch, optimized for minimal board footprint and high-density routing. Pin functions are defined per STM32F405xx datasheet Section 4 (Pinouts and pin description), with ball mapping validated against Table 7 ("STM32F40xxx pin and ball definitions") and package drawing A0E7.

Pin/Terminal	Circuit Role	Design Meaning
VDD, VDDA, VDDIO2	Core, analog, and I/O supply rails	Separate 1.8–3.6 V domains enable noise-isolated ADC operation and flexible power sequencing in mixed-signal systems.
VCAP_1 / VCAP_2	Internal regulator decoupling	Requires 2.2 µF ceramic capacitors per pin; failure causes core voltage instability and immediate lockup at >120 MHz operation.
PA0–PA15, PB0–PB15, etc.	General-purpose I/O with alternate functions	All 138 I/Os are 5 V-tolerant and support up to 84 MHz toggle; configurable as event inputs, EXTI lines, or remappable peripheral signals via AFIO.
PA9/PA10, PB14/PB15	USB OTG FS DP/DM, OTG HS ULPI D0–D7	Dedicated physical layer routing: FS uses internal PHY; HS requires external ULPI transceiver and precise 30 Ω impedance-controlled traces.
PH13–PH15, PI0–PI10	Ethernet MAC RMII interface	Supports 50 MHz RMII clock input (EXTAL), TX_EN, TXD[1:0], RXD[1:0], CRS_DV - requires <500 ps skew between all RMII signals.
PC6–PC9, PD3–PD6	DCMI data bus (D0–D15) and sync signals	8–14-bit parallel camera interface with HSYNC/VSYNC/PCLK; supports burst transfers up to 54 MB/s - mandates tight length matching (<5 mm) for D[15:0].

Key Features

Feature	Design Value
ART Accelerator	Eliminates flash wait states at 168 MHz, reducing code execution jitter by ≥35% vs. non-accelerated Cortex-M4 cores in real-time control loops.
CCM RAM	64 KB tightly coupled memory accessible only by CPU (not DMA); stores critical stack and ISR variables to prevent cache coherency conflicts in deterministic applications.
IEEE 1588v2 Hardware Support	Integrated timestamping engine in Ethernet MAC captures PTP event frames with <100 ns accuracy - essential for synchronized motion control across distributed drives.
Dual USB OTG Controllers	Simultaneous HS host/device operation (via ULPI) and FS device mode (internal PHY) enables embedded USB hub functionality without external switch ICs.
True Random Number Generator (RNG)	NIST SP800-90B compliant entropy source; provides cryptographically secure keys for TLS handshake acceleration in edge-to-cloud secure boot pipelines.

Applications

Industrial Ethernet Gateway

Embedded Vision Sensor Node

Use Scenario: Aggregating Modbus TCP, CANopen, and PROFINET devices into unified OPC UA server over 100 Mbps Ethernet.

IC Role / Device Role / Timing Role: Primary application processor executing real-time protocol stacks, managing dual CAN buses, and synchronizing packet timestamps via IEEE 1588v2 hardware.

Use Value: Eliminates need for external Ethernet PHY or protocol offload ASIC, reducing BOM cost by $2.10 and PCB area by 28 mm².

Use Scenario: High-speed machine vision inspection system capturing 720p@30 fps video via parallel CMOS sensor and compressing frames onboard.

IC Role / Device Role / Timing Role: Camera interface controller (DCMI) feeding raw pixel data directly to CCM RAM, then processed by Cortex-M4+FPU for edge inference.

Use Value: 54 MB/s DCMI bandwidth sustains full-resolution capture without frame drops; integrated JPEG encoder reduces host CPU load by 40%.

Multi-Protocol Motor Drive Controller

Secure IoT Edge Gateway

Use Scenario: Field-oriented control of 3-phase BLDC motors with integrated safety monitoring (STO, SS1) and EtherCAT slave interface.

IC Role / Device Role / Timing Role: Real-time motion controller using TIM1/TIM8 for 20 kHz PWM generation, ADC for current sensing, and Ethernet MAC for cyclic process data exchange.

Use Value: 168 MHz core + ART accelerator achieves 1.2 µs interrupt latency - meeting SIL-3 functional safety timing constraints for drive enable/disable.

Use Scenario: Cellular-connected smart meter aggregating gas, water, and electricity readings with encrypted cloud upload and OTA firmware validation.

IC Role / Device Role / Timing Role: Secure root-of-trust anchor using 96-bit unique ID, RNG, and AES-256 hardware crypto engine for TLS 1.3 handshake and signed firmware verification.

Use Value: On-chip cryptographic acceleration cuts TLS handshake time from 180 ms to 22 ms, extending battery life in NB-IoT sleep cycles by 17%.

Equivalent & Alternatives

The following parts are listed as comparable options for similar high-performance MCU applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
STM32F407VGT6	LQFP100 package (14×14 mm), 100 pins, no DCMI; adds FSMC for external SDRAM/NOR but lacks parallel camera interface.	Suitable for HMI with TFT LCD + touch controller, not vision-capture systems requiring DCMI.	Select when external memory expansion (SDRAM) is prioritized over camera integration and board space allows larger package.
STM32H743ZIT6	Cortex-M7 @ 480 MHz, 2 MB flash, dual-core (M7+M4), no native DCMI; uses MIPI DSI or JPEG codec instead of parallel interface.	Targets AI inference at edge with higher compute density, but requires redesign of camera subsystem around MIPI or compressed streams.	Choose for next-gen applications needing >5× integer performance and AI acceleration, accepting architectural change from DCMI to MIPI-based imaging.

Compared with STM32F407VGT6, the STM32F405OGY6TR trades pin count and external memory support for ultra-compact WLCSP packaging and integrated DCMI - making it optimal for vision-enabled edge nodes where size and parallel sensor interface are non-negotiable. Against STM32H743ZIT6, it offers proven DCMI maturity and lower power at 168 MHz, avoiding the complexity of dual-core synchronization and MIPI PHY design.

Availability

STM32F405OGY6TR is available at Aetrix Electronics and suitable for industrial gateways, embedded vision sensors, multi-protocol motor drives, and secure IoT edge gateways requiring stable component supply through 2028 and beyond.

Supply support for STM32F405OGY6TR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, sensors, and automotive-grade components since 1987.

The STM32F4 series targets high-performance real-time embedded applications demanding DSP capability, rich connectivity, and deterministic timing - specifically engineered for industrial automation, medical devices, and advanced human-machine interfaces.

FAQ

What is the maximum operating temperature range for STM32F405OGY6TR?

The STM32F405OGY6TR is rated for industrial temperature range: –40 °C to +85 °C ambient, verified per datasheet Section 6.3.1. Thermal derating begins above 70 °C ambient when operating at 168 MHz with all peripherals active; junction temperature must remain below 125 °C per absolute maximum ratings (Table 6.2).

Does STM32F405OGY6TR support hardware encryption acceleration?

No - the STM32F405OGY6TR does not integrate AES, DES, or SHA hardware accelerators. It includes a True Random Number Generator (RNG) and CRC calculation unit, but cryptographic operations rely on software libraries (e.g., mbed TLS) executed on the Cortex-M4+FPU. For hardware crypto, consider STM32L4+, STM32H7, or STM32WB families.

Can the USB OTG HS interface operate without an external ULPI transceiver?

No - the USB OTG HS interface requires an external ULPI-compliant transceiver (e.g., SMSC USB334x, Microchip USB3300). The chip provides only the ULPI PHY interface (D0–D7, CLK, DIR, NXT, STP); no internal HS PHY is present. In contrast, the OTG FS interface uses the on-chip full-speed PHY and needs no external component.

Is the 64 KB CCM RAM accessible by DMA channels?

No - the 64 KB CCM (Core Coupled Memory) is accessible exclusively by the Cortex-M4 CPU. DMA controllers cannot read from or write to CCM RAM, as confirmed in Section 3.6 ("Embedded SRAM") of the datasheet. This restriction ensures deterministic ISR latency by preventing DMA contention for time-critical stack or control variable storage.

STM32F405OGY6TR Specifications

Product attributes: Attribute value

Manufacturer:: STMicroelectronics

Package/Case:: 90-UFBGA, WLCSP

Series:: STM32F4

Packaging:: Tape & Reel (TR)

Product Status:: Active

Programmable:: Not Verified

Core Processor:: ARM® Cortex®-M4

Core Size:: 32-Bit Single-Core

Speed:: 168MHz

Connectivity:: CANbus, EBI/EMI, I2C, IrDA, LINbus, SPI, UART/USART, USB OTG

Peripherals:: Brown-out Detect/Reset, DMA, I2S, LCD, POR, PWM, WDT

Number of I/O:: 72

Program Memory Size:: 1MB (1M x 8)

Program Memory Type:: FLASH

EEPROM Size:: -

RAM Size:: 192K x 8

Voltage - Supply (Vcc/Vdd):: 1.8V ~ 3.6V

Data Converters:: A/D 13x12b; D/A 2x12b

Oscillator Type:: Internal

Operating Temperature:: -40°C ~ 85°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:

STM32F405OGY6TR FAQ

1.How can I place an order for STM32F405OGY6TR through Aetrix?

Please submit a Request for Quotation (RFQ) for STM32F405OGY6TR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for STM32F405OGY6TR reliable?

The price and inventory of STM32F405OGY6TR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32F405OGY6TR is usually 5 days.

3.What payment methods are accepted for STM32F405OGY6TR?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32F405OGY6TR transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for STM32F405OGY6TR?

STM32F405OGY6TR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your STM32F405OGY6TR order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for STM32F405OGY6TR?

For technical support, including STM32F405OGY6TR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32F405OGY6TR requirements.

6.How does Aetrix verify that STM32F405OGY6TR is sourced from the original manufacturer or authorized distributors?

All STM32F405OGY6TR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32F405OGY6TR meets industry standards.

7.What is the process for return or replacement of STM32F405OGY6TR?

All STM32F405OGY6TR units undergo pre-shipment inspection (PSI). If there is an issue with STM32F405OGY6TR, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The STM32F405OGY6TR part is unused and in its original packaging.

Return procedure for STM32F405OGY6TR:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…