Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Embedded > Microcontrollers

STMicroelectronics STM32F405OGY6VTR

Name: STM32F405OGY6VTR
Brand: STMicroelectronics
SKU: STM32F405OGY6VTR
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: STM32F405OGY6VTR

Manufacturer:: STMicroelectronics

Category:: Microcontrollers

Package:: 90-UFBGA, WLCSP

Datasheet:: STM32F405OGY6VTR.pdf

Description:: IC MCU 32BIT 1MB FLASH 90WLCSP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,364

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

STM32F405OGY6VTR from STMicroelectronics is a high-performance Arm® Cortex®-M4 32-bit microcontroller with FPU, operating up to 168 MHz (210 DMIPS), featuring 1 MB flash, 192+4 KB SRAM (including 64 KB CCM), dual CAN 2.0B interfaces, USB OTG HS/FS, 10/100 Ethernet MAC, and an 8–14-bit parallel camera interface. It targets industrial motor control, IoT gateways, and embedded vision systems requiring real-time processing, connectivity, and peripheral integration.

For engineers reviewing the STM32F405OGY6VTR datasheet, STM32F405OGY6VTR pinout, STM32F405OGY6VTR application, or STM32F405OGY6VTR equivalent, key selection considerations include its WLCSP90 package footprint, 168 MHz deterministic timing with ART Accelerator, triple 12-bit ADCs (7.2 MSPS interleaved), hardware IEEE 1588v2 support for time-sensitive networking, and dual USB OTG controllers with dedicated DMA.

Technical Context

The STM32F405OGY6VTR integrates an Adaptive Real-Time (ART) Accelerator enabling zero-wait-state execution from flash at 168 MHz, paired with a memory protection unit (MPU) and dual-bank flash architecture for robust firmware updates. Its multi-AHB bus matrix enables concurrent access to flash, SRAM, and peripherals without contention.

It supports full-duplex I2S audio via two SPI/I2S muxed interfaces with internal audio PLL, and implements a flexible static memory controller (FSMC) supporting NAND/NOR/PSRAM for external memory expansion - critical for HMI and data-logging applications requiring local storage bandwidth.

Key Specifications

Parameter	Value and Actual Design Meaning
CPU Core	Arm Cortex-M4 with FPU and DSP instructions; enables floating-point math and signal processing in real time without software emulation.
Max Clock Frequency	168 MHz with ART Accelerator; delivers 210 DMIPS and deterministic interrupt latency for hard real-time control loops.
Memory	1 MB flash + 192 KB SRAM + 4 KB backup SRAM + 64 KB CCM; supports dual-bank flash for seamless OTA updates and low-latency data buffering.
Analog Peripherals	Three 12-bit ADCs (2.4 MSPS each, 7.2 MSPS interleaved) + two 12-bit DACs; enables simultaneous multi-channel sensor acquisition and analog output generation.
Connectivity	Dual CAN 2.0B, USB OTG HS/FS (with ULPI & on-chip PHY), 10/100 Ethernet MAC with IEEE 1588v2 hardware timestamping; supports industrial fieldbus, host/device interoperability, and precision time-synchronized networks.
Camera Interface	8–14-bit parallel DCMI supporting up to 54 MB/s; allows direct connection to CMOS image sensors for embedded vision without external frame buffers.
Package	WLCSP90 (4.223 × 3.969 mm); ultra-compact chip-scale packaging ideal for space-constrained portable and wearable designs.

Pinout & Package

STM32F405OGY6VTR uses a 90-ball WLCSP (Wafer-Level Chip-Scale Package) with 0.4 mm pitch, optimized for minimal PCB area and high-density routing. Ball assignment follows ST's standard STM32F405xx pinout for WLCSP90 (document DS8626 Rev 12, Section 4).

Pin/Terminal	Circuit Role	Design Meaning
VDD, VDDA, VDDIO2	Power supply inputs (1.8–3.6 V)	Separate analog/digital domains ensure clean ADC reference and noise-immune digital operation; VDDIO2 supports 5 V-tolerant I/Os.
VCAP_1 / VCAP_2	Internal voltage regulator decoupling	Requires 2.2 µF ceramic capacitors per pin; critical for stable core voltage regulation and EMI suppression at 168 MHz.
PA0–PA15, PB0–PB15, etc.	General-purpose I/Os (up to 140 total)	138 pins are 5 V-tolerant; supports mixed-voltage system interfacing and legacy peripheral compatibility without level shifters.
PA9/PA10, PB14/PB15	USB OTG FS DP/DM & HS ULPI D0–D7/CLK	Dedicated physical layer routing enables simultaneous full-speed and high-speed USB operation with minimal board-level complexity.
PC1–PC5, PD3–PD7	DCMI data bus (D0–D13) and sync signals	Parallel 14-bit bus with HSYNC/VSYNC/PCLK allows direct CMOS sensor attachment at up to 54 MB/s throughput.

Key Features

Feature	Design Value
ART Accelerator	Eliminates flash wait states at 168 MHz, reducing code execution jitter and improving real-time predictability for motor control and audio processing.
CCM SRAM (64 KB)	Core-coupled memory accessible only by CPU (not DMA), ideal for time-critical stack/data storage with zero bus arbitration delay.
IEEE 1588v2 Hardware Support	Integrated timestamping engine in Ethernet MAC enables sub-microsecond clock synchronization for industrial automation and TSN-compliant networks.
True Random Number Generator (RNG)	FIPS-compliant entropy source used for secure key generation in TLS/DTLS stacks and cryptographic boot verification.
Flexible Static Memory Controller (FSMC)	Supports NAND/NOR/PSRAM with configurable timing; enables direct attachment of display controllers, FPGA configuration memory, or external data loggers.

Applications

Industrial Motor Control

Smart Gateway

Use Scenario: Closed-loop servo drive with field-oriented control (FOC), real-time current sensing, and EtherCAT slave interface.

IC Role / Device Role / Timing Role: Main application processor executing FOC algorithm, managing PWM timers (TIM1/TIM8), sampling three-phase currents via triple ADCs, and synchronizing motion commands via Ethernet MAC.

Use Value: 168 MHz deterministic timing ensures <500 ns PWM update jitter; CCM RAM stores critical control variables; IEEE 1588v2 enables synchronized multi-axis motion.

Use Scenario: Edge node aggregating Modbus RTU, CAN bus, and BLE sensor data, then forwarding to cloud via Ethernet or USB host-connected LTE modem.

IC Role / Device Role / Timing Role: Protocol translation hub with dual CAN, multiple UARTs, USB OTG host mode, and 10/100 Ethernet for upstream connectivity.

Use Value: Dual CAN interfaces isolate industrial fieldbus domains; USB OTG host supports plug-and-play cellular modems; FSMC enables local SD card logging during network outages.

Embedded Vision Terminal

Secure IoT Node

Use Scenario: Compact barcode scanner or facial recognition terminal using monochrome CMOS sensor and local neural inference.

IC Role / Device Role / Timing Role: Image acquisition processor interfacing directly to DCMI sensor, preprocessing frames in SRAM, and running lightweight CNN models via CMSIS-NN on Cortex-M4+FPU.

Use Value: 54 MB/s DCMI bandwidth captures VGA@30fps; 192 KB SRAM holds frame buffers and model weights; ART Accelerator ensures consistent inference latency.

Use Scenario: Tamper-resistant environmental monitor with encrypted sensor telemetry, secure boot, and remote firmware updates.

IC Role / Device Role / Timing Role: Trusted execution environment leveraging RNG, 96-bit unique ID, flash read-out protection, and hardware CRC for integrity checks.

Use Value: True RNG seeds TLS handshakes; unique ID binds device identity to PKI certificates; flash protection prevents unauthorized firmware extraction.

Equivalent & Alternatives

The following parts are listed as comparable options for similar high-performance MCU applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
STM32F407VGT6	LQFP100 package (14×14 mm), 1 MB flash, same core/peripherals but lacks DCMI; includes LCD-TFT controller.	Better suited for HMI with integrated display driver; unsuitable for camera-based vision due to missing DCMI.	Select when display interface > camera interface; avoid if parallel sensor input required.
STM32H743ZIT6	Arm Cortex-M7 @ 480 MHz, 2 MB flash, dual-core option, enhanced crypto accelerators, no DCMI but MIPI DSI support.	Targeted at higher-end multimedia and AI edge inference; requires different layout, power, and toolchain support.	Choose for >2× performance uplift and advanced security; not drop-in compatible due to pinout, voltage, and peripheral mismatch.

Compared with STM32F407VGT6, the STM32F405OGY6VTR offers superior space efficiency and native camera support but less display capability; versus STM32H743ZIT6, it provides proven maturity, lower BOM cost, and simpler power design at the expense of peak compute and cryptographic throughput.

Availability

STM32F405OGY6VTR is available at Aetrix Electronics and suitable for industrial motor control, smart gateways, embedded vision terminals, and secure IoT nodes requiring stable component supply across long-life production cycles.

Supply support for STM32F405OGY6VTR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, specializing in microcontrollers, power management, sensors, and automotive ICs.

The STM32F4 series targets high-performance embedded applications demanding real-time responsiveness, rich connectivity, and analog integration - particularly in industrial automation, medical devices, and consumer electronics with advanced UI or sensing.

FAQ

What is the maximum operating temperature range for STM32F405OGY6VTR?

The STM32F405OGY6VTR is rated for industrial temperature range: –40 °C to +85 °C ambient. Its WLCSP90 package features qualified thermal resistance (θ_JA = 165 °C/W per DS8626 Rev 12, Table 13), and operation at max junction temperature (105 °C) is validated under specified voltage and load conditions.

Does STM32F405OGY6VTR support hardware encryption acceleration?

No - the STM32F405OGY6VTR does not include dedicated cryptographic accelerators (e.g., AES, SHA, PKA). It relies on software libraries (STM32Cube Crypto) or external secure elements. Hardware RNG and CRC units are present for entropy and integrity, but symmetric/asymmetric crypto must be implemented in firmware.

Can the USB OTG HS interface operate without an external ULPI transceiver?

No - USB OTG HS requires an external ULPI PHY (e.g., SMSC USB334x) connected to the dedicated ULPI bus (D0–D7, CLK, DIR, NXT, STP). The on-chip HS PHY is not integrated; only the FS PHY is embedded. ULPI interface timing is specified in DS8626 Section 6.3.19.

How many independent PWM channels can be generated simultaneously?

The STM32F405OGY6VTR supports up to 36 independent PWM outputs: twelve 16-bit timers (TIM2–TIM5, TIM9–TIM14) and two 32-bit timers (TIM1/TIM8), each offering up to four complementary PWM channels with dead-time insertion - sufficient for three-phase motor drives, LED dimming arrays, and digital power control.

STM32F405OGY6VTR Specifications

Product attributes: Attribute value

Manufacturer:: STMicroelectronics

Package/Case:: 90-UFBGA, WLCSP

Series:: STM32F4

Packaging:: Tape & Reel (TR)

Product Status:: Not For New Designs

Programmable:: Not Verified

Core Processor:: ARM® Cortex®-M4

Core Size:: 32-Bit Single-Core

Speed:: 168MHz

Connectivity:: CANbus, EBI/EMI, I2C, IrDA, LINbus, SPI, UART/USART, USB OTG

Peripherals:: Brown-out Detect/Reset, DMA, I2S, LCD, POR, PWM, WDT

Number of I/O:: 72

Program Memory Size:: 1MB (1M x 8)

Program Memory Type:: FLASH

EEPROM Size:: -

RAM Size:: 192K x 8

Voltage - Supply (Vcc/Vdd):: 1.8V ~ 3.6V

Data Converters:: A/D 13x12b; D/A 2x12b

Oscillator Type:: Internal

Operating Temperature:: -40°C ~ 85°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:

STM32F405OGY6VTR FAQ

1.How can I place an order for STM32F405OGY6VTR through Aetrix?

Please submit a Request for Quotation (RFQ) for STM32F405OGY6VTR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for STM32F405OGY6VTR reliable?

The price and inventory of STM32F405OGY6VTR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32F405OGY6VTR is usually 5 days.

3.What payment methods are accepted for STM32F405OGY6VTR?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32F405OGY6VTR transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for STM32F405OGY6VTR?

STM32F405OGY6VTR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your STM32F405OGY6VTR order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for STM32F405OGY6VTR?

For technical support, including STM32F405OGY6VTR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32F405OGY6VTR requirements.

6.How does Aetrix verify that STM32F405OGY6VTR is sourced from the original manufacturer or authorized distributors?

All STM32F405OGY6VTR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32F405OGY6VTR meets industry standards.

7.What is the process for return or replacement of STM32F405OGY6VTR?

All STM32F405OGY6VTR units undergo pre-shipment inspection (PSI). If there is an issue with STM32F405OGY6VTR, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The STM32F405OGY6VTR part is unused and in its original packaging.

Return procedure for STM32F405OGY6VTR:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…