Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Embedded > Microcontrollers

STMicroelectronics STM32F405OGY6WTR

Name: STM32F405OGY6WTR
Brand: STMicroelectronics
SKU: STM32F405OGY6WTR
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: STM32F405OGY6WTR

Manufacturer:: STMicroelectronics

Category:: Microcontrollers

Package:: 90-UFBGA, WLCSP

Datasheet:: STM32F405OGY6WTR.pdf

Description:: IC MCU 32BIT 1MB FLASH 90WLCSP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,353

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

STM32F405OGY6WTR from STMicroelectronics is a 32-bit Arm® Cortex®-M4 microcontroller with FPU, operating up to 168 MHz (210 DMIPS), featuring 1 MB flash, 192+4 KB SRAM (including 64 KB CCM), USB OTG HS/FS, 10/100 Ethernet MAC, and dual CAN 2.0B interfaces - deployed in industrial gateways requiring real-time connectivity and deterministic I/O control.

For engineers reviewing the STM32F405OGY6WTR datasheet, STM32F405OGY6WTR pinout, STM32F405OGY6WTR application, or STM32F405OGY6WTR equivalent, key selection criteria include Ethernet + USB OTG coexistence, camera interface (DCMI) timing compliance, CCM RAM allocation for real-time task stacks, and WLCSP90 package thermal performance in space-constrained edge nodes.

Technical Context

The device integrates an Adaptive Real-time Accelerator (ART) enabling zero-wait-state execution from flash at 168 MHz, paired with a memory protection unit (MPU) for secure partitioning of firmware, RTOS tasks, and peripheral drivers. Its multi-AHB bus matrix concurrently services CPU, DMA, and Ethernet MAC accesses without arbitration stalls.

It implements dual USB PHYs - one full-speed on-chip PHY for OTG_FS and a dedicated high-speed PHY with ULPI support for OTG_HS - alongside IEEE 1588v2 hardware timestamping in the Ethernet MAC for sub-microsecond time synchronization in industrial automation networks.

Key Specifications

Parameter	Value and Actual Design Meaning
CPU Core	Arm Cortex-M4 with FPU and DSP instructions; enables floating-point math for motor control algorithms and sensor fusion without external coprocessor.
Max Clock Frequency	168 MHz with ART Accelerator; sustains 210 DMIPS while executing from flash, eliminating need for external cache or SDRAM boot acceleration.
Flash / RAM	1024 KB flash + 192 KB SRAM + 4 KB backup SRAM + 64 KB CCM; CCM supports low-latency stack access for time-critical ISRs and RTOS kernel operations.
Connectivity Peripherals	Dual CAN 2.0B, USB OTG HS/FS (dual PHY), 10/100 Ethernet MAC with IEEE 1588v2 hardware timestamping; supports concurrent fieldbus (CAN), PC tethering (USB), and networked diagnostics (Ethernet).
Analog Subsystem	Three 12-bit ADCs (2.4 MSPS each, 7.2 MSPS interleaved), two 12-bit DACs, temperature sensor, and VBAT monitoring; enables closed-loop analog sensing and actuation in PLC I/O modules.
Camera Interface	8–14-bit parallel DCMI supporting up to 54 MB/s; directly interfaces CMOS image sensors for embedded vision in inspection systems without FPGA preprocessing.
Package	WLCSP90 (4.223 × 3.969 mm, 0.4 mm pitch); ultra-compact footprint suitable for portable medical devices and UAV flight controllers where board area is constrained.

Pinout & Package

STM32F405OGY6WTR uses a 90-ball WLCSP (Wafer-Level Chip-Scale Package) with 0.4 mm ball pitch, optimized for minimal PCB footprint and thermal performance in fanless edge nodes. Ball mapping follows JEDEC J-STD-020 standard for reflow compatibility.

Pin/Terminal	Circuit Role	Design Meaning
VDD/VSS	Core power supply / ground	1.8–3.6 V operation; requires separate 2.2 µF ceramic decoupling per VDD pair near package edge to maintain voltage stability under 168 MHz switching.
VCAP_1/VCAP_2	Internal regulator bypass	Must connect 2.2 µF X5R capacitors to stabilize internal 1.2 V regulator; omission causes boot failure or erratic core behavior at >120 MHz.
PA0–PA15, PB0–PB15, etc.	General-purpose I/O	Up to 138 5 V-tolerant pins; supports remappable alternate functions including ETH_MII, USB_OTG, DCMI, and FSMC - critical for routing high-speed signals in dense layouts.
PH0/PH1	HSE oscillator input/output	4–26 MHz crystal connection; required for Ethernet MAC clock derivation and USB HS PLL lock; supports external clock injection if crystal omitted.
PC10/PC11/PC12	SDIO interface	Direct SD/SDIO/MMC host interface; enables local firmware updates and data logging without external SPI flash or UART-based bootloader.

Key Features

Feature	Design Value
ART Accelerator	Eliminates flash wait states at 168 MHz, reducing code execution jitter and enabling deterministic ISR response <1 µs in real-time control loops.
CCM SRAM	64 KB tightly coupled memory accessible only by CPU (not DMA); ideal for storing RTOS kernel stacks and critical variables immune to DMA bus contention.
Dual USB PHY	Separate FS and HS PHYs allow simultaneous USB device (e.g., CDC ACM virtual COM port) and USB host (e.g., HID keyboard/mouse) operation without software multiplexing.
IEEE 1588v2 Hardware Timestamping	Hardware capture of PTP event messages at Ethernet MAC layer; achieves ±50 ns timestamp accuracy for synchronized motion control across distributed drives.
True Random Number Generator (RNG)	NIST SP800-90B compliant entropy source; provides cryptographically secure keys for TLS handshake and secure boot verification without external TRNG IC.

Applications

Industrial Ethernet Gateway

Embedded Vision Sensor Node

Use Scenario: Aggregating Modbus TCP, CANopen, and EtherCAT fieldbus data into unified MQTT stream for cloud telemetry.

IC Role / Device Role / Timing Role: Central protocol translator with deterministic Ethernet MAC scheduling, dual CAN message buffering, and hardware timestamp alignment.

Use Value: Eliminates external FPGA or dual-processor architecture by integrating all protocol stacks and real-time packet processing in single chip with <5 µs inter-frame latency.

Use Scenario: Real-time barcode scanning in handheld logistics terminals using rolling-shutter CMOS sensor.

IC Role / Device Role / Timing Role: Direct DCMI pixel capture controller with DMA-to-SDRAM transfer, JPEG compression offload via ART-accelerated library, and USB MSC mass storage export.

Use Value: Achieves 30 fps 1280×960 capture with <12 ms end-to-end latency from sensor trigger to host-visible file - no external image processor required.

Medical Diagnostic Handheld

Unmanned Aerial Vehicle (UAV) Flight Controller

Use Scenario: Portable ECG monitor with analog front-end, real-time QRS detection, and Bluetooth LE + USB data export.

IC Role / Device Role / Timing Role: Signal acquisition hub managing 3× ADC channels at 2.4 MSPS, FIR filtering via DSP instructions, and dual-interface data streaming.

Use Value: On-chip 192 KB SRAM stores 30 seconds of raw 1 kHz ECG waveform; CCM RAM isolates filter coefficients from DMA traffic, ensuring <1% timing drift during battery-powered operation.

Use Scenario: Compact flight controller fusing IMU, GPS, and RC receiver inputs to drive ESC PWM outputs with failsafe logic.

IC Role / Device Role / Timing Role: Real-time scheduler hosting PX4-compatible middleware, managing 12× PWM timers (up to 168 MHz), and servicing CAN bus for telemetry relay.

Use Value: 17 timers include two 32-bit advanced-control units (TIM1/TIM8) delivering synchronized 400 Hz ESC updates with <±50 ns phase error across 6 motor channels.

Equivalent & Alternatives

The following parts are listed as comparable options for similar microcontroller applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
STM32F407VGT6	LQFP100 package (14×14 mm), 1 MB flash, same peripherals but lacks DCMI; includes LCD-TFT controller not present in F405.	Better suited for HMI panels with RGB display; unsuitable for camera-based vision due to missing DCMI interface.	Select when display output is primary requirement and board area allows larger package; avoid for DCMI-dependent designs.
STM32H743ZIT6	Arm Cortex-M7 @ 480 MHz, 2 MB flash, dual-core capability, but no native DCMI; uses DSI or MIPI CSI-2 instead.	Targets higher-performance vision with external ISP or MIPI sensor; requires redesign of camera interface and power delivery.	Choose only for next-gen upgrade paths requiring >1000 DMIPS; not drop-in - demands new layout, BSP, and clock tree.

Compared with STM32F407VGT6, STM32F405OGY6WTR trades LCD support for DCMI and compact WLCSP packaging - making it optimal for size-constrained vision edge nodes. Against STM32H743ZIT6, it offers proven DCMI maturity and lower power at 168 MHz, avoiding M7 complexity and cost overhead where 210 DMIPS suffices.

Availability

STM32F405OGY6WTR is available at Aetrix Electronics and suitable for industrial gateways, embedded vision sensors, medical diagnostic handsets, and UAV flight controllers requiring stable component supply through 2030.

Supply support for STM32F405OGY6WTR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, MEMS, and automotive semiconductors since 1987.

This part belongs to the STM32F4x5 mainstream MCUs product line, engineered for high-performance real-time applications demanding rich connectivity (Ethernet, USB OTG, CAN), analog integration, and compact packaging in industrial and medical edge devices.

FAQ

What is the maximum operating temperature for STM32F405OGY6WTR in WLCSP90 package?

The WLCSP90 package supports industrial temperature range (–40°C to +85°C) with junction temperature limit of +105°C. Thermal resistance θ_JA is 165°C/W; sustained 168 MHz operation with all peripherals active requires ≤25°C ambient or forced airflow to stay within safe margin.

Does STM32F405OGY6WTR support USB HS device mode without external ULPI transceiver?

No. USB OTG HS mode requires external ULPI physical layer transceiver (e.g., SMSC USB334x) connected to ULPI pins (D0–D7, CLK, DIR, NXT, STP). The on-chip HS PHY is only usable in host or OTG mode with external PHY; full-speed device mode operates natively using internal FS PHY.

Can the CCM SRAM be used for DMA transfers?

No. CCM (Core Coupled Memory) is accessible exclusively by the Cortex-M4 CPU and cannot be addressed by DMA controllers. It is intended for low-latency stack storage and critical variables; DMA must use main SRAM (192 KB) or external memory via FSMC.

Is the 96-bit unique ID readable via debug interface or only in application code?

The 96-bit unique ID is readable both in-application via system memory address 0x1FFF7A10–0x1FFF7A1B and through SWD/JTAG debug access using ST-Link utilities or OpenOCD. It remains unalterable and factory-programmed, usable for secure device binding and license enforcement.

STM32F405OGY6WTR Specifications

Product attributes: Attribute value

Manufacturer:: STMicroelectronics

Package/Case:: 90-UFBGA, WLCSP

Series:: STM32F4

Packaging:: Tape & Reel (TR)

Product Status:: Not For New Designs

Programmable:: Not Verified

Core Processor:: ARM® Cortex®-M4

Core Size:: 32-Bit Single-Core

Speed:: 168MHz

Connectivity:: CANbus, EBI/EMI, I2C, IrDA, LINbus, SPI, UART/USART, USB OTG

Peripherals:: Brown-out Detect/Reset, DMA, I2S, LCD, POR, PWM, WDT

Number of I/O:: 72

Program Memory Size:: 1MB (1M x 8)

Program Memory Type:: FLASH

EEPROM Size:: -

RAM Size:: 192K x 8

Voltage - Supply (Vcc/Vdd):: 1.8V ~ 3.6V

Data Converters:: A/D 13x12b; D/A 2x12b

Oscillator Type:: Internal

Operating Temperature:: -40°C ~ 85°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:

STM32F405OGY6WTR FAQ

1.How can I place an order for STM32F405OGY6WTR through Aetrix?

Please submit a Request for Quotation (RFQ) for STM32F405OGY6WTR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for STM32F405OGY6WTR reliable?

The price and inventory of STM32F405OGY6WTR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32F405OGY6WTR is usually 5 days.

3.What payment methods are accepted for STM32F405OGY6WTR?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32F405OGY6WTR transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for STM32F405OGY6WTR?

STM32F405OGY6WTR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your STM32F405OGY6WTR order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for STM32F405OGY6WTR?

For technical support, including STM32F405OGY6WTR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32F405OGY6WTR requirements.

6.How does Aetrix verify that STM32F405OGY6WTR is sourced from the original manufacturer or authorized distributors?

All STM32F405OGY6WTR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32F405OGY6WTR meets industry standards.

7.What is the process for return or replacement of STM32F405OGY6WTR?

All STM32F405OGY6WTR units undergo pre-shipment inspection (PSI). If there is an issue with STM32F405OGY6WTR, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The STM32F405OGY6WTR part is unused and in its original packaging.

Return procedure for STM32F405OGY6WTR:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…