My Inquiry
My Account
STMicroelectronics STM32F405RGT6TR
- Part No.:
- STM32F405RGT6TR
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 64-LQFP
- Datasheet:
-
STM32F405RGT6TR.pdf
- Description:
- IC MCU 32BIT 1MB FLASH 64LQFP
- Quantity:
- Payment:
- Shipping:
Inventory:7,132
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32F405RGT6TR from STMicroelectronics is a 32-bit Arm® Cortex®-M4 microcontroller with FPU, operating up to 168 MHz (210 DMIPS), featuring 1 MB flash, 192+4 KB SRAM (including 64 KB CCM), dual CAN 2.0B interfaces, USB OTG HS/FS, and 10/100 Ethernet MAC - deployed in industrial motor control gateways requiring deterministic real-time response, secure firmware updates, and multi-protocol fieldbus connectivity.
For engineers reviewing the STM32F405RGT6TR datasheet, STM32F405RGT6TR pinout, STM32F405RGT6TR application, or STM32F405RGT6TR equivalent, key selection criteria include ART Accelerator-enabled zero-wait-state flash execution, triple 12-bit ADCs (7.2 MSPS interleaved), hardware IEEE 1588v2 timestamping for time-sensitive networking, and ECOPACK2-compliant LQFP64 packaging for space-constrained PCB layouts.
Technical Context
The STM32F405RGT6TR integrates an Adaptive Real-Time (ART) Accelerator that eliminates flash wait states at 168 MHz, enabling deterministic instruction fetch timing critical for servo loop control. Its memory subsystem includes 64 KB core-coupled memory (CCM) accessible only by CPU (no DMA), ensuring atomic access to real-time control variables.
Peripheral architecture features dual-domain clocking: APB1 (42 MHz) for low-speed peripherals (CAN, I²C, UART), APB2 (84 MHz) for high-speed I/O (timers, ADC), and AHB bus matrix supporting concurrent DMA transfers across Ethernet, SDIO, and DCMI - essential for simultaneous protocol bridging and camera-assisted HMI.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M4 with FPU and DSP instructions; enables single-cycle MAC operations for motor FOC and audio filtering. |
| Max Clock Frequency | 168 MHz with ART Accelerator; delivers 210 DMIPS @ 1.25 DMIPS/MHz - sufficient for dual-axis motion control + EtherCAT stack. |
| Flash / RAM | 1024 KB flash (512×2 KB sectors), 192 KB main SRAM + 4 KB backup SRAM + 64 KB CCM; supports XIP execution and real-time variable isolation. |
| Analog Peripherals | Three 12-bit ADCs (2.4 MSPS each, 7.2 MSPS triple interleaved), two 12-bit DACs; meets Class B SIL-2 sampling requirements for safety-critical feedback loops. |
| Connectivity | Dual CAN 2.0B, USB OTG HS/FS (with dedicated DMA), 10/100 Ethernet MAC with IEEE 1588v2 hardware timestamping; enables TSN-capable industrial edge node design. |
| Timers | Up to 17 timers: two 32-bit (TIM2/TIM5), twelve 16-bit (TIM1–TIM17), including advanced-control timers with dead-time insertion - suitable for 3-phase inverter gate drive. |
| Package | LQFP64 (10 × 10 mm, 0.5 mm pitch); 64-pin footprint balances I/O count (51 GPIOs), thermal performance, and reflow compatibility for automated SMT assembly. |
Pinout & Package
LQFP64 package with exposed thermal pad (ECOPACK2 compliant); 10 × 10 mm body, 0.5 mm lead pitch, JEDEC standard footprint for manufacturability and thermal dissipation in enclosed enclosures.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDA, VSS, VSSA | Power supply and ground rails | Separate analog/digital domains with dedicated VDDA (2.7–3.6 V) and decoupling pins (VCAP1/VCAP2) for stable ADC/DAC reference and PLL operation. |
| PA0–PA15, PB0–PB15, PC0–PC15, PD0–PD15, PE0–PE15 | General-purpose I/Os | Up to 51 5 V-tolerant GPIOs with interrupt capability; configurable as AFIO for CAN_TX/RX, ETH_MII, USB_DP/DM, DCMI_D0–D7, etc. |
| PA11/PA12, PB14/PB15 | USB OTG FS/HS physical layer | PA11/PA12 = full-speed D+/D−; PB14/PB15 = high-speed ULPI data bus - enables dual-mode USB device/host without external PHY. |
| PA0–PA7, PB0–PB1, PC0–PC4 | Ethernet MII/RMII interface | Supports both MII (25-pin) and RMII (7-pin) modes; PA0 = REF_CLK, PB13 = TX_EN, PC1 = TXD0 - reduces pin count for compact Ethernet nodes. |
| PD0–PD7, PE0–PE1 | DCMI parallel camera interface | 8-bit data bus (DCMI_D0–D7) + VSYNC/HSYNC/PCLK; supports 54 MB/s capture for VGA@30fps machine vision preprocessing. |
Key Features
| Feature | Design Value |
|---|---|
| ART Accelerator | Enables zero-wait-state execution from flash at 168 MHz - eliminates jitter in interrupt latency critical for <5 µs servo loop deadlines. |
| CCM SRAM | 64 KB tightly coupled memory accessible only by CPU (no DMA); guarantees atomic read-modify-write on control state variables during ISR execution. |
| IEEE 1588v2 Hardware Support | Dedicated timestamp registers and PPS input in Ethernet MAC - enables sub-100 ns time synchronization for distributed motion control networks. |
| Triple Interleaved ADC Mode | 7.2 MSPS aggregate sampling across three 12-bit ADCs - satisfies IEC 61800-3 Class A harmonic analysis requirements for drive current sensing. |
| True Random Number Generator (RNG) | NIST SP800-90B compliant entropy source; used for secure boot key derivation and TLS session key generation in OTA update stacks. |
Applications
| Industrial Motor Drive Gateway | Time-Sensitive Networking Edge Node |
|---|---|
|
Use Scenario: Central gateway aggregating Modbus RTU, CANopen, and EtherCAT traffic from multiple servo drives in packaging machinery. IC Role / Device Role / Timing Role: Real-time protocol translator with deterministic scheduling via NVIC priority grouping and SYSTICK-triggered task dispatch. Use Value: Dual CAN + Ethernet + USB OTG enables concurrent fieldbus bridging, remote diagnostics, and firmware updates without system downtime. |
Use Scenario: Edge controller synchronizing robotic arms across a factory floor using IEEE 802.1AS-2020 time distribution. IC Role / Device Role / Timing Role: IEEE 1588v2 grandmaster clock with hardware timestamping on Ethernet RX/TX paths and PPS input for GPS discipline. Use Value: Sub-100 ns timestamp accuracy ensures synchronized motion trajectories across 10+ axes with <1 µs jitter tolerance. |
| Smart Camera-Based HMI Terminal | Secure Firmware Update Hub |
|
Use Scenario: Human-machine interface with embedded vision for gesture recognition and QR code scanning in medical equipment. IC Role / Device Role / Timing Role: DCMI interface captures VGA frames at 30 fps; CCM RAM buffers frame data while Cortex-M4 runs lightweight CNN inference. Use Value: Parallel camera interface + 64 KB CCM enables real-time image preprocessing without external memory bottleneck. |
Use Scenario: Field-deployed IoT gateway performing authenticated, encrypted firmware updates over HTTPS or MQTT-SN. IC Role / Device Role / Timing Role: Secure boot loader verifying signed images using embedded RSA-2048 engine and RNG-derived keys. Use Value: On-chip RNG + 96-bit unique ID + flash sector protection prevents cloning and ensures end-to-end update chain integrity. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-performance MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32F407VGT6 | LQFP100 package (100 pins), adds LCD-TFT controller and additional SPI/I²C channels; no change in core/peripheral specs. | Required when >51 GPIOs needed or TFT display interface is mandatory (e.g., HMI with RGB panel). | Select if board layout accommodates larger footprint and display integration is required - otherwise STM32F405RGT6TR offers identical compute/performance in smaller LQFP64. |
| STM32H743VIT6 | Arm Cortex-M7 @ 480 MHz, dual-core option, 2 MB flash, 1 MB RAM, enhanced crypto accelerators, no DCMI. | Suitable for AI edge inference or high-throughput protocol stacks where >210 DMIPS and >1 MB RAM are mandatory. | Choose only when legacy STM32F4 software porting effort is acceptable and performance headroom justifies cost premium - not drop-in compatible. |
Compared with STM32F407VGT6, the STM32F405RGT6TR trades pin count for compactness without sacrificing real-time determinism or connectivity; versus STM32H743VIT6, it provides proven F4 ecosystem support and lower power consumption in Stop mode (10 µA vs 30 µA), making it optimal for cost-sensitive, thermally constrained industrial gateways.
Availability
STM32F405RGT6TR is available at Aetrix Electronics and suitable for industrial motor control gateways, time-sensitive networking edge nodes, smart camera-based HMIs, and secure firmware update hubs requiring stable component supply across multi-year production cycles.
Supply support for STM32F405RGT6TR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, specializing in microcontrollers, power management, sensors, and automotive ICs with vertical manufacturing capabilities.
The STM32F4 series targets high-performance real-time embedded applications demanding DSP capability, rich connectivity, and industrial-grade reliability - designed specifically for motor control, industrial automation, and advanced human-machine interfaces.
FAQ
What is the maximum operating temperature range for STM32F405RGT6TR?
The STM32F405RGT6TR is rated for industrial temperature range: –40 °C to +85 °C ambient. Thermal derating begins above 70 °C ambient when operating at 168 MHz with all peripherals active; junction temperature must remain below 125 °C per datasheet Section 6.3.1 and Table 13 (Thermal Characteristics).
Does STM32F405RGT6TR support USB device-only mode without external PHY?
Yes - the integrated USB OTG FS PHY (pins PA11/PA12) supports full-speed device mode natively. For high-speed operation, the ULPI interface (PB14–PB15) requires an external PHY like the USB3300, but full-speed device functionality is self-contained with no external components needed.
How many independent CAN interfaces does STM32F405RGT6TR provide?
The STM32F405RGT6TR integrates two fully independent bxCAN 2.0B controllers (CAN1 and CAN2), each with its own message RAM, filters, and dedicated GPIO remapping (e.g., CAN1_RX on PA11, CAN2_RX on PB5). Both support programmable bit rates up to 1 Mbps and hardware FIFOs.
Is the 64 KB CCM SRAM accessible by DMA?
No - the 64 KB CCM (core-coupled memory) is accessible exclusively by the Cortex-M4 CPU; DMA requests to CCM addresses are blocked by the AHB bus matrix. This architectural isolation ensures deterministic access to time-critical control variables during interrupt service routines without DMA contention.
STM32F405RGT6TR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 64-LQFP
- Series:
- STM32F4
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M4
- Core Size:
- 32-Bit Single-Core
- Speed:
- 168MHz
- Connectivity:
- CANbus, I2C, IrDA, LINbus, SPI, UART/USART, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, LCD, POR, PWM, WDT
- Number of I/O:
- 51
- Program Memory Size:
- 1MB (1M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 192K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 3.6V
- Data Converters:
- A/D 16x12b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32F405RGT6TR FAQ
1.How can I place an order for STM32F405RGT6TR through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32F405RGT6TR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32F405RGT6TR reliable?
The price and inventory of STM32F405RGT6TR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32F405RGT6TR is usually 5 days.
3.What payment methods are accepted for STM32F405RGT6TR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32F405RGT6TR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32F405RGT6TR?
STM32F405RGT6TR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32F405RGT6TR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32F405RGT6TR?
For technical support, including STM32F405RGT6TR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32F405RGT6TR requirements.
6.How does Aetrix verify that STM32F405RGT6TR is sourced from the original manufacturer or authorized distributors?
All STM32F405RGT6TR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32F405RGT6TR meets industry standards.
7.What is the process for return or replacement of STM32F405RGT6TR?
All STM32F405RGT6TR units undergo pre-shipment inspection (PSI). If there is an issue with STM32F405RGT6TR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32F405RGT6TR part is unused and in its original packaging.
Return procedure for STM32F405RGT6TR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32F405RGT6TR Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
