My Inquiry
My Account
STMicroelectronics STM32F405ZGT6J
- Part No.:
- STM32F405ZGT6J
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 144-LQFP
- Datasheet:
-
STM32F405ZGT6J.pdf
- Description:
- IC MCU 32BIT 1MB FLASH 144LQFP
- Quantity:
- Payment:
- Shipping:
Inventory:1,071
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32F405ZGT6 from STMicroelectronics is a high-performance Arm® Cortex®-M4 32-bit microcontroller with FPU, operating at up to 168 MHz (210 DMIPS), featuring 1 MB flash, 192+4 KB SRAM (including 64 KB CCM), USB OTG HS/FS, 10/100 Ethernet MAC, and dual CAN 2.0B interfaces - deployed in industrial gateways requiring real-time connectivity, deterministic control, and multi-protocol edge processing.
For engineers reviewing the STM32F405ZGT6 datasheet, STM32F405ZGT6 pinout, STM32F405ZGT6 application, or STM32F405ZGT6 equivalent, key selection criteria include its 144-pin LQFP package, triple 12-bit ADCs (7.2 MSPS interleaved), hardware IEEE 1588v2 support for time-sensitive networking, and integrated DCMI for embedded vision preprocessing.
Technical Context
The STM32F405ZGT6 implements an Arm Cortex-M4 core with single-precision FPU and DSP extensions, coupled with ST's Adaptive Real-Time (ART) Accelerator enabling zero-wait-state execution from flash at 168 MHz. Its memory subsystem includes 1 MB of embedded flash, 192 KB main SRAM, 4 KB backup SRAM, and 64 KB CCM RAM tightly coupled to the CPU for low-latency data access.
Peripheral integration centers on deterministic I/O and protocol offload: dual CAN controllers with dedicated message RAM, 10/100 Ethernet MAC with IEEE 1588v2 hardware timestamping, USB OTG HS with ULPI interface and dedicated DMA, and an 8–14-bit parallel camera interface supporting up to 54 MB/s throughput for machine vision preprocessing.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M4 with FPU, 168 MHz max frequency, 210 DMIPS performance - enables real-time signal processing and floating-point control loops without external coprocessor. |
| Memory | 1 MB flash + 192 KB SRAM + 64 KB CCM + 4 KB backup SRAM - supports large firmware images, real-time buffers, and retained context across low-power modes. |
| Analog Peripherals | 3×12-bit ADCs (2.4 MSPS each, 7.2 MSPS interleaved), 2×12-bit DACs - suitable for multi-channel sensor acquisition and analog output control in PLC I/O modules. |
| Connectivity | Dual CAN 2.0B, USB OTG HS/FS (with ULPI & on-chip PHY), 10/100 Ethernet MAC with IEEE 1588v2 hardware timestamping - enables industrial fieldbus bridging and time-synchronized networked control. |
| Timers & I/O | Up to 17 timers (including two 32-bit), 140 GPIOs (138 5 V-tolerant), DCMI interface (54 MB/s) - supports encoder-based motion control, high-speed digital capture, and parallel image sensor interfacing. |
| Supply & Power | 1.8–3.6 V operation, Sleep/Stop/Standby modes, VBAT-powered RTC + 20×32-bit backup registers - ensures reliable operation in battery-backed industrial HMI and remote monitoring nodes. |
Pinout & Package
LQFP144 (20 × 20 mm, 0.5 mm pitch) package with exposed thermal pad; RoHS-compliant, ECOPACK2 certified.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VSS | Core & I/O power supply / ground | Separate 1.8–3.6 V domains for analog/digital sections; decoupling via VCAP_1/VCAP_2 capacitors required for regulator stability. |
| PA0–PA15, PB0–PB15, etc. | General-purpose I/O with alternate functions | 140 total GPIOs; 138 support 5 V tolerance - simplifies level-shifting in mixed-voltage industrial backplanes. |
| PH0/PH1 | HSE crystal oscillator inputs | Supports 4–26 MHz external crystal - provides precise clock source for Ethernet MAC and USB timing compliance. |
| PD0/PD1 | USART2 TX/RX | Hardware flow control capable (CTS/RTS) - used for debug console or RS-485 master communication in automation systems. |
| PC10/PC11/PC12, PD2 | SDIO interface | Full SD/SDIO/MMC host controller - enables local firmware update storage and data logging on removable media. |
| PE2–PE7 | DCMI D0–D7 + HSYNC/VSYNC | 8-bit parallel camera interface with frame synchronization - connects directly to CMOS image sensors for edge AI preprocessing. |
Key Features
| Feature | Design Value |
|---|---|
| ART Accelerator | Enables zero-wait-state execution from flash at 168 MHz - eliminates cache misses and guarantees deterministic interrupt latency for hard real-time tasks. |
| CCM RAM | 64 KB core-coupled memory accessible only by CPU - hosts critical stacks, ISR variables, and control algorithms to avoid bus contention with DMA peripherals. |
| IEEE 1588v2 Hardware Support | Integrated timestamping logic in Ethernet MAC - achieves sub-microsecond time synchronization accuracy for distributed control networks without software overhead. |
| True Random Number Generator (RNG) | Dedicated hardware entropy source compliant with NIST SP800-90B - enables secure key generation for TLS handshakes in IoT gateway applications. |
| Flexible Static Memory Controller (FSMC) | Supports NOR/NAND/PSRAM/CompactFlash™ - allows direct attachment of external program memory or display frame buffers without external logic. |
Applications
| Industrial Ethernet Gateway | Multi-Protocol Fieldbus Bridge |
|---|---|
Use Scenario: Aggregating Modbus RTU, CANopen, and EtherNet/IP traffic into a unified OPC UA server running on Linux or FreeRTOS. IC Role / Device Role / Timing Role: Primary application processor handling protocol translation, packet routing, and real-time scheduling with hardware-accelerated crypto and timestamping. Use Value: Dual CAN + Ethernet + USB OTG HS enables concurrent fieldbus interfacing and cloud uplink; IEEE 1588v2 support ensures synchronized sampling across distributed I/O nodes. |
Use Scenario: Converting PROFIBUS DP slave data to MQTT payloads for cloud telemetry in legacy factory retrofit deployments. IC Role / Device Role / Timing Role: Protocol gateway MCU managing serial peripheral interfaces (USARTs, SPI), CAN messaging, and TCP/IP stack offload via Ethernet MAC DMA. Use Value: 140 GPIOs with 5 V tolerance simplify connection to legacy RS-485 transceivers; 192 KB SRAM accommodates multiple protocol stacks and buffering. |
| Edge Vision Node | Programmable Logic Controller (PLC) I/O Module |
Use Scenario: Local defect detection on production line using CMOS camera input and lightweight CNN inference. IC Role / Device Role / Timing Role: Vision preprocessing engine capturing raw frames via DCMI, performing histogram equalization and edge detection before feature extraction. Use Value: 54 MB/s DCMI bandwidth sustains QVGA@60fps capture; CCM RAM isolates neural net weights from DMA traffic for predictable inference latency. |
Use Scenario: Modular digital input/output expansion card with isolated 24 V sensing and PWM-controlled actuator drivers. IC Role / Device Role / Timing Role: Real-time I/O manager executing cyclic scan logic, analog conditioning (ADC/DAC), and safety watchdog supervision. Use Value: Triple 12-bit ADCs enable simultaneous current/voltage/temperature monitoring per channel; 17 timers support precise PWM generation and encoder counting. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-performance ARM Cortex-M4 microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32F407ZGT6 | Same core, memory, and peripheral set but adds Ethernet PHY interface (MII/RMII) and additional USB OTG FS pins - no functional difference in MCU logic. | Requires external PHY for Ethernet use; identical pinout and code compatibility - drop-in replacement where PHY integration is unnecessary. | Select when full PHY integration is not needed and cost optimization is prioritized over marginal PHY flexibility. |
| STM32H743ZIT6 | Dual-core (Cortex-M7 + M4), 480 MHz, 2 MB flash, 1 MB RAM, enhanced crypto, no DCMI - higher performance but different architecture and toolchain requirements. | Targets more complex edge AI or real-time OS workloads; lacks native parallel camera interface - requires external bridge IC for vision use cases. | Choose for future-proof scalability beyond 168 MHz, but expect migration effort due to architectural divergence and lack of DCMI. |
Compared with STM32F407ZGT6, this part offers identical functionality at equal cost without redundant PHY circuitry; versus STM32H743ZIT6, it delivers proven deterministic real-time behavior and native DCMI support at lower BOM complexity and toolchain overhead.
Availability
STM32F405ZGT6 is available at Aetrix Electronics and suitable for industrial gateways, fieldbus bridges, edge vision nodes, and programmable logic controller I/O modules requiring stable component supply throughout extended product lifecycles.
Supply support for STM32F405ZGT6 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader specializing in microcontrollers, power management, and sensing technologies for industrial, automotive, and consumer markets.
The STM32F4 series targets high-performance embedded applications demanding real-time processing, rich connectivity, and deterministic peripheral control - optimized for industrial automation, motor control, and human-machine interface systems.
FAQ
What is the maximum operating frequency and associated performance metric?
The STM32F405ZGT6 operates at up to 168 MHz, delivering 210 DMIPS (Dhrystone 2.1) at 1.25 DMIPS/MHz. This performance is sustained with zero-wait-state execution from flash memory thanks to the ART Accelerator, making it suitable for real-time control loops and signal processing without external memory.
Does this MCU support hardware-accelerated cryptographic operations?
No, the STM32F405ZGT6 does not include dedicated cryptographic accelerators (e.g., AES, SHA, PKA). It features a True Random Number Generator (RNG) compliant with NIST SP800-90B and supports software-based crypto libraries, but lacks hardware engines found in later STM32F41x or STM32L4+ families.
What are the supported low-power modes and their typical current consumption?
The device supports Sleep, Stop, and Standby modes. In Stop mode with RTC active and SRAM retention, typical current is 36 µA; in Standby mode with VBAT-powered RTC, it drops to 2.5 µA. Wake-up time from Stop mode is under 5 µs, enabling rapid response to fieldbus interrupts in energy-constrained edge nodes.
Can the DCMI interface be used with standard MIPI CSI-2 image sensors?
No - the DCMI is an 8–14-bit parallel synchronous interface (not MIPI CSI-2). It directly connects to CMOS sensors with parallel D[0:13], HSYNC, VSYNC, and PCLK outputs (e.g., OV2640, MT9V034). MIPI CSI-2 sensors require external bridge ICs or MCUs with native MIPI receivers (e.g., STM32U5 or STM32H7 series).
STM32F405ZGT6J Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 144-LQFP
- Series:
- STM32F4
- Packaging:
- Tray
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M4
- Core Size:
- 32-Bit Single-Core
- Speed:
- 168MHz
- Connectivity:
- CANbus, EBI/EMI, I2C, IrDA, LINbus, SPI, UART/USART, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, LCD, POR, PWM, WDT
- Number of I/O:
- 114
- Program Memory Size:
- 1MB (1M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 192K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 3.6V
- Data Converters:
- A/D 24x12b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32F405ZGT6J FAQ
1.How can I place an order for STM32F405ZGT6J through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32F405ZGT6J on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32F405ZGT6J reliable?
The price and inventory of STM32F405ZGT6J are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32F405ZGT6J is usually 5 days.
3.What payment methods are accepted for STM32F405ZGT6J?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32F405ZGT6J transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32F405ZGT6J?
STM32F405ZGT6J orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32F405ZGT6J order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32F405ZGT6J?
For technical support, including STM32F405ZGT6J datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32F405ZGT6J requirements.
6.How does Aetrix verify that STM32F405ZGT6J is sourced from the original manufacturer or authorized distributors?
All STM32F405ZGT6J products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32F405ZGT6J meets industry standards.
7.What is the process for return or replacement of STM32F405ZGT6J?
All STM32F405ZGT6J units undergo pre-shipment inspection (PSI). If there is an issue with STM32F405ZGT6J, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32F405ZGT6J part is unused and in its original packaging.
Return procedure for STM32F405ZGT6J:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32F405ZGT6J Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
