STMicroelectronics STM32F407IET6
- Part No.:
- STM32F407IET6
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 176-LQFP
- Datasheet:
-
STM32F407IET6.pdf
- Description:
- IC MCU 32BIT 512KB FLASH 176LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:383
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32F407IET6 from STMicroelectronics is a 32-bit Arm® Cortex®-M4 MCU with FPU, operating up to 168 MHz (210 DMIPS), featuring 512 KB flash, 192+4 KB SRAM (including 64 KB CCM), dual CAN 2.0B interfaces, 10/100 Ethernet MAC with IEEE 1588v2 hardware support, and USB OTG HS/FS controllers - deployed in industrial gateways requiring real-time protocol bridging and deterministic network timing.
For engineers reviewing the STM32F407IET6 datasheet, STM32F407IET6 pinout, STM32F407IET6 application, or STM32F407IET6 equivalent, key selection criteria include Ethernet MAC + IEEE 1588v2 hardware timestamping capability, triple 12-bit ADCs (7.2 MSPS interleaved), camera interface (DCMI) bandwidth up to 54 MB/s, and dual CAN with time-triggered communication support.
Technical Context
The STM32F407IET6 integrates an Adaptive Real-Time Accelerator (ART Accelerator) enabling zero-wait-state execution from flash at 168 MHz, paired with a memory protection unit (MPU) for secure task isolation in RTOS environments. Its multi-AHB bus matrix concurrently services CPU, DMA, and peripheral accesses without contention.
It implements dual USB controllers - one full-speed OTG with on-chip PHY, another high-speed OTG with dedicated DMA and ULPI interface - alongside a 10/100 Ethernet MAC with MII/RMII physical layer support and hardware-accelerated IEEE 1588v2 timestamping for sub-microsecond synchronization in industrial automation networks.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M4 with FPU and DSP instructions; enables floating-point math for motor control and audio processing without external coprocessor. |
| Max Clock Frequency | 168 MHz with ART Accelerator; delivers 210 DMIPS and deterministic interrupt latency for hard real-time tasks. |
| Flash / RAM | 512 KB flash (dual-bank option), 192 KB main SRAM + 4 KB backup SRAM + 64 KB CCM; supports firmware over-the-air (FOTA) with bank swapping and low-latency data buffering. |
| Ethernet Interface | 10/100 MAC with IEEE 1588v2 hardware timestamping; eliminates software-based timestamp jitter for precision time-synchronized applications like PLCs and motion controllers. |
| Analog Peripherals | Three 12-bit ADCs (2.4 MSPS each, 7.2 MSPS interleaved), two 12-bit DACs; enables simultaneous sampling of multiple sensor channels with oversampling for enhanced resolution. |
| Communication Interfaces | Dual CAN 2.0B, 3×I²C, 4×USART/2×UART, 3×SPI/I²S, SDIO, USB OTG FS/HS, DCMI; supports concurrent fieldbus (CANopen), wireless (UART+BLE module), and vision (camera sensor) subsystems. |
| Package & Pins | LQFP144 (20 × 20 mm), 138 5 V-tolerant I/Os; provides robust signal integrity for mixed-voltage industrial I/O expansion and ESD resilience in factory-floor environments. |
Pinout & Package
LQFP144 package (20 × 20 mm, 0.5 mm pitch) with exposed thermal pad; RoHS-compliant and ECOPACK2 certified. Pin count: 144 leads, including 138 5 V-tolerant I/Os, 3x VDD/VSS power pairs, VCAP_1/VCAP_2 decoupling pins, NRST, BOOT0, and dedicated JTAG/SWD debug pins.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| PA0–PA15, PB0–PB15, etc. | General-purpose I/O with multiple alternate functions | Configurable as GPIO, USART TX/RX, SPI SCK/MOSI/MISO, CAN RX/TX, or Ethernet RMII signals - enabling flexible board-level routing and peripheral multiplexing. |
| PH13–PH15, PI0–PI10 | DCMI data and control lines | 8–14-bit parallel camera interface supporting up to 54 MB/s throughput; used for real-time image capture in machine vision edge nodes. |
| PC1–PC5, PG11–PG14 | Ethernet RMII interface | Provides 50 MHz REF_CLK, CRS_DV, RXD0–RXD1, TXD0–TXD1, TX_EN - allows direct connection to standard RMII PHY without external clock synthesis. |
| PD0–PD7, PD8–PD15 | FSMC address/data bus | Supports NOR/NAND/PSRAM/LCD interfacing; enables external memory expansion for HMI frame buffers or firmware storage beyond internal flash limits. |
| PA11/PA12, PB14/PB15 | USB OTG FS/HS D+/D− | Dedicated full-speed (PA11/PA12) and high-speed (PB14/PB15) differential pairs with integrated transceivers - reduces BOM count and PCB layout complexity. |
Key Features
| Feature | Design Value |
|---|---|
| ART Accelerator | Enables 0-wait-state execution from flash at 168 MHz - eliminates cache misses and guarantees deterministic instruction fetch timing for safety-critical loops. |
| IEEE 1588v2 Hardware Timestamping | Sub-nanosecond precision timestamp insertion/removal in Ethernet frames - essential for time-sensitive networking (TSN) and synchronized motion control across distributed axes. |
| Triple Interleaved ADC | 7.2 MSPS aggregate sampling rate across three 12-bit ADCs with shared trigger - supports high-fidelity current/voltage sensing in three-phase motor drives. |
| Core-Coupled Memory (CCM) | 64 KB tightly coupled SRAM accessible only by CPU (not DMA); ideal for storing critical stack, RTOS kernel objects, or cryptographic keys with zero bus contention. |
| Dual CAN Controllers | Independent CAN 2.0B peripherals with programmable bit timing and time-triggered mode - enables redundant fieldbus communication or gateway bridging between CAN FD and legacy CAN networks. |
Applications
| Industrial Ethernet Gateway | Machine Vision Edge Node |
|---|---|
|
Use Scenario: Protocol translation between Modbus TCP, EtherNet/IP, and CANopen in factory automation systems. IC Role / Device Role / Timing Role: Central controller managing dual Ethernet ports and multiple CAN interfaces with hardware timestamp alignment for deterministic packet forwarding. Use Value: IEEE 1588v2 hardware timestamping ensures sub-microsecond synchronization across distributed I/O modules, eliminating software-induced jitter in closed-loop control cycles. |
Use Scenario: Real-time image acquisition and preprocessing on production line inspection equipment. IC Role / Device Role / Timing Role: Host processor for OV5640/AR0134 CMOS sensors via DCMI, performing edge inference using CMSIS-NN libraries on Cortex-M4+FPU. Use Value: 54 MB/s DCMI bandwidth and 7.2 MSPS triple ADC enable simultaneous high-frame-rate imaging and analog sensor fusion (e.g., thermal + visual) without external frame buffer DRAM. |
| Motor Drive Controller | Secure Firmware Update Hub |
|
Use Scenario: Field-oriented control (FOC) of PMSM/BLDC motors in HVAC compressors and servo amplifiers. IC Role / Device Role / Timing Role: Real-time executor of FOC algorithms with PWM generation, current sensing, and position feedback decoding via quadrature encoder inputs. Use Value: Twelve 16-bit timers with complementary PWM outputs and dead-time insertion - directly drive 3-phase inverter gate drivers while maintaining safe switching margins. |
Use Scenario: Over-the-air (OTA) firmware validation and secure boot in medical IoT devices and smart meters. IC Role / Device Role / Timing Role: Root-of-trust anchor executing verified boot from dual-bank flash, leveraging 96-bit unique ID and true random number generator (RNG) for key derivation. Use Value: Hardware RNG and CRC calculation unit accelerate cryptographic operations (AES-GCM, ECDSA), reducing OTA update verification time by >40% versus software-only implementations. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-performance ARM Cortex-M4 microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32F407VGT6 | LQFP100 package (100-pin), 1 MB flash, same core/peripherals but reduced I/O count (82 vs. 138) | Suitable for space-constrained designs where Ethernet + dual CAN + USB HS are retained but fewer GPIOs or no DCMI are needed | Select when board area is limited and full LQFP144 I/O count is unnecessary; verify RMII pin availability in LQFP100 footprint. |
| STM32H743VIT6 | Cortex-M7 core (480 MHz), 2 MB flash, dual-core option, enhanced crypto accelerators, but no native IEEE 1588v2 hardware timestamping in MAC | Better for compute-intensive AI inference or high-throughput data aggregation, but requires software timestamping for TSN compliance | Choose for higher CPU throughput and advanced security features; accept added software complexity for time synchronization if IEEE 1588v2 hardware assist is not mandatory. |
Compared with STM32F407VGT6, the STM32F407IET6 offers 44 additional I/Os and full DCMI support in LQFP144; versus STM32H743VIT6, it trades raw performance for deterministic IEEE 1588v2 hardware timestamping - making it preferable for time-critical industrial networking where sub-microsecond jitter matters more than peak MIPS.
Availability
STM32F407IET6 is available at Aetrix Electronics and suitable for industrial gateways, machine vision edge nodes, motor drive controllers, and secure firmware update hubs requiring stable component supply across extended product lifecycles.
Supply support for STM32F407IET6 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, specializing in microcontrollers, power management, sensors, and automotive ICs with vertical manufacturing capabilities.
The STM32F4-series targets high-performance real-time embedded applications demanding rich connectivity, analog integration, and deterministic timing - especially in industrial automation, medical devices, and consumer electronics requiring USB/Ethernet/CAN convergence.
FAQ
What is the maximum operating frequency and how is it achieved?
The STM32F407IET6 achieves 168 MHz maximum CPU frequency using its Adaptive Real-Time Accelerator (ART Accelerator), which caches flash read accesses to eliminate wait states. This requires enabling the prefetch buffer and instruction/data caches in the SYSCFG register. The 168 MHz clock is derived from the main PLL driven by either the 4–26 MHz HSE crystal or 16 MHz HSI RC oscillator.
Does this MCU support hardware-accelerated IEEE 1588v2 timestamping?
Yes - the integrated 10/100 Ethernet MAC includes dedicated hardware registers and logic for inserting and extracting precise timestamps (with nanosecond resolution) into/out of Ethernet frames. This operates independently of CPU load and enables sub-microsecond synchronization accuracy required for time-sensitive networking (TSN) applications without software overhead.
How many ADC channels can be simultaneously sampled at full speed?
Up to 24 channels across three independent 12-bit ADCs, with interleaved mode achieving 7.2 MSPS aggregate sampling rate. Each ADC supports up to 16 external channels plus internal sensors (temperature, VREFINT). Simultaneous sampling uses shared triggers and DMA burst transfers to avoid CPU intervention during acquisition.
What debug interfaces are supported and what are their key capabilities?
The STM32F407IET6 supports both Serial Wire Debug (SWD) and JTAG interfaces. SWD uses only two pins (SWCLK/SWDIO) and supports full breakpoint, watchpoint, and real-time memory access. JTAG adds boundary scan capability and is compatible with legacy ICE tools. Both interfaces integrate with Cortex-M4 Embedded Trace Macrocell (ETM) for instruction trace streaming via SWO pin.
STM32F407IET6 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 176-LQFP
- Series:
- STM32F4
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M4
- Core Size:
- 32-Bit Single-Core
- Speed:
- 168MHz
- Connectivity:
- CANbus, DCMI, EBI/EMI, Ethernet, I2C, IrDA, LINbus, SPI, UART/USART, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, LCD, POR, PWM, WDT
- Number of I/O:
- 140
- Program Memory Size:
- 512KB (512K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 192K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 3.6V
- Data Converters:
- A/D 24x12b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32F407IET6 FAQ
1.How can I place an order for STM32F407IET6 through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32F407IET6 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32F407IET6 reliable?
The price and inventory of STM32F407IET6 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32F407IET6 is usually 5 days.
3.What payment methods are accepted for STM32F407IET6?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32F407IET6 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32F407IET6?
STM32F407IET6 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32F407IET6 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32F407IET6?
For technical support, including STM32F407IET6 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32F407IET6 requirements.
6.How does Aetrix verify that STM32F407IET6 is sourced from the original manufacturer or authorized distributors?
All STM32F407IET6 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32F407IET6 meets industry standards.
7.What is the process for return or replacement of STM32F407IET6?
All STM32F407IET6 units undergo pre-shipment inspection (PSI). If there is an issue with STM32F407IET6, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32F407IET6 part is unused and in its original packaging.
Return procedure for STM32F407IET6:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32F407IET6 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

