STMicroelectronics STM32F407IGH7
- Part No.:
- STM32F407IGH7
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 201-UFBGA
- Datasheet:
-
STM32F407IGH7.pdf
- Description:
- IC MCU 32BIT 1MB FLASH 176UFBGA
- Quantity:
- Payment:

- Shipping:

Inventory:198
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32F407IGH7 from STMicroelectronics is a 32-bit Arm® Cortex®-M4 microcontroller with FPU, operating up to 168 MHz (210 DMIPS), featuring 1 MB flash, 192+4 KB SRAM (including 64 KB CCM), dual CAN 2.0B interfaces, 10/100 Ethernet MAC with IEEE 1588v2 hardware support, and USB OTG HS/FS controllers - deployed in industrial gateways requiring real-time connectivity and deterministic Ethernet timing.
For engineers reviewing the STM32F407IGH7 datasheet, STM32F407IGH7 pinout, STM32F407IGH7 application, or STM32F407IGH7 equivalent, key selection criteria include Ethernet MAC + IEEE 1588v2 hardware timestamping capability, dual-CAN bus coexistence, camera interface (DCMI) bandwidth up to 54 MB/s, and CCM RAM for time-critical ISR execution without cache latency.
Technical Context
The device integrates an Adaptive Real-time Accelerator (ART Accelerator) enabling zero-wait-state execution from flash at 168 MHz, paired with a memory protection unit (MPU) for secure task isolation. Its multi-AHB bus matrix concurrently services CPU, DMA, and peripheral accesses without arbitration stalls.
It implements dual USB PHYs - one full-speed on-chip PHY for OTG_FS and one high-speed PHY with ULPI interface plus dedicated DMA for OTG_HS - alongside a fully featured 10/100 Ethernet MAC supporting MII/RMII, IEEE 1588v2 hardware timestamping, and integrated DMA for low-CPU-load packet processing.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M4 with FPU and DSP instructions; enables floating-point math for motor control and audio processing without software emulation. |
| Max Clock Frequency | 168 MHz with ART Accelerator; delivers 210 DMIPS and deterministic interrupt latency for hard real-time tasks. |
| Flash / RAM | 1 MB flash + 192 KB SRAM + 4 KB backup SRAM + 64 KB CCM RAM; CCM allows critical code/data placement for zero-latency access by CPU core. |
| Ethernet Interface | 10/100 MAC with IEEE 1588v2 hardware timestamping; supports precise time-synchronized industrial networking (e.g., TSN-aware gateways). |
| USB Support | Dual controllers: OTG_FS (on-chip FS PHY) and OTG_HS (dedicated DMA + on-chip FS PHY + ULPI for HS); enables simultaneous host/device roles with minimal firmware overhead. |
| Camera Interface | 8–14-bit parallel DCMI supporting up to 54 MB/s; directly interfaces CMOS image sensors for embedded vision without external FIFO buffering. |
| Analog Peripherals | Three 12-bit ADCs (2.4 MSPS each, 7.2 MSPS triple interleaved) + two 12-bit DACs; supports multichannel sensor acquisition and waveform generation in test equipment. |
Pinout & Package
STM32F407IGH7 uses a UFBGA176 package (10 × 10 mm, 0.8 mm pitch) with 176 I/O terminals, including dedicated Ethernet MII/RMII pins, dual CANH/CANL pairs, DCMI data/control lines, and dual USB ULPI/FS PHY signal groups.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| PA0–PA15, PB0–PB15, etc. | General-purpose I/O with multiple alternate functions | Configurable as GPIO, UART TX/RX, SPI SCK/MOSI/MISO, I2C SCL/SDA, or timer channels - enabling flexible peripheral routing on PCB. |
| PH13–PH15, PI0–PI10 | Ethernet MII interface signals | Direct connection to external PHY chip (e.g., LAN8720A) without level-shifting; supports both MII and RMII modes via software configuration. |
| PD0–PD7, PD8–PD15 | DCMI data bus (D0–D15) | 16-bit parallel pixel data path synchronized to HSYNC/VSYNC/PCLK; supports 720p30 capture with DMA offload to SRAM. |
| PA11/PA12, PB14/PB15 | USB OTG_FS and OTG_HS physical layer signals | PA11/PA12 = FS D+/D− with integrated transceiver; PB14/PB15 = ULPI clock/data for HS PHY - no external USB PHY required for FS, optional for HS. |
| PB8/PB9, PD0/PD1 | CAN1/CAN2 TX/RX | Dual independent CAN controllers with separate TX/RX pins; enables redundant fieldbus communication or gateway bridging between two CAN networks. |
Key Features
| Feature | Design Value |
|---|---|
| ART Accelerator | Enables 0-wait-state execution from flash at 168 MHz - eliminates instruction fetch stalls and ensures consistent real-time response. |
| CCM RAM | 64 KB tightly coupled memory accessible only by CPU core - ideal for ISRs, stack, or critical variables needing deterministic access time. |
| IEEE 1588v2 Hardware Timestamping | Embedded timestamp logic in Ethernet MAC captures PTP event message timestamps at wire-level precision (<100 ns resolution). |
| Triple-interleaved ADC Mode | 7.2 MSPS aggregate sampling across three 12-bit ADCs - supports high-speed analog monitoring in power quality analyzers. |
| Dual USB Controllers | OTG_FS + OTG_HS with independent DMA engines - allows concurrent USB device (e.g., CDC ACM) and host (e.g., mass storage) operation without CPU contention. |
Applications
| Industrial Ethernet Gateway | Embedded Vision Edge Node |
|---|---|
|
Use Scenario: Protocol translation between Modbus TCP and CANopen in factory automation systems with time-synchronized diagnostics. IC Role / Device Role / Timing Role: Primary MCU executing real-time protocol stacks, managing dual-CAN buses, and running IEEE 1588v2 PTP slave algorithm using hardware timestamping. Use Value: Eliminates need for external timestamping ASIC; reduces BOM cost and PCB area while meeting sub-microsecond synchronization accuracy per IEC 61850-9-3. |
Use Scenario: Low-latency image preprocessing on smart cameras for defect detection in automated optical inspection (AOI) systems. IC Role / Device Role / Timing Role: Direct DCMI sensor interface + DMA-accelerated frame buffering + CCM-resident FFT/edge-detection kernels executed at 168 MHz. Use Value: Achieves 720p30 capture and real-time analysis without external FPGA or DRAM - cuts system latency to <12 ms end-to-end. |
| Medical Data Logger | Programmable Logic Controller (PLC) CPU Module |
|
Use Scenario: Multi-channel physiological signal acquisition (ECG, SpO₂, respiration) with encrypted local storage and wireless telemetry. IC Role / Device Role / Timing Role: Simultaneous sampling via triple-interleaved ADCs, true RNG for cryptographic key generation, and AES hardware accelerator for data encryption. Use Value: Meets IEC 62304 Class C software safety requirements through MPU-enforced memory partitioning and hardware crypto acceleration. |
Use Scenario: Compact, fanless PLC main controller handling ladder logic execution, fieldbus I/O scanning, and web-based HMI serving. IC Role / Device Role / Timing Role: Deterministic real-time scheduler running on Cortex-M4 core with MPU, Ethernet MAC for EtherCAT slave or PROFINET RT, and dual CAN for legacy fieldbus bridging. Use Value: Supports cycle times down to 250 µs over EtherCAT with hardware-assisted sync management - replaces legacy 8051+ASIC designs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32F407VGT6 | LQFP100 package (14×14 mm), 100 pins vs. 176; lacks DCMI, fewer Ethernet pins, no ULPI interface | Suitable for space-constrained designs without camera or high-speed USB needs | Select when Ethernet MII/RMII and dual CAN are required but DCMI and OTG_HS are not. |
| STM32H743ZIT6 | Cortex-M7 core @ 480 MHz, 2 MB flash, dual-core (M7+M4), enhanced crypto, no native IEEE 1588v2 hardware timestamping | Better for AI inference or high-throughput data aggregation; requires software PTP stack | Choose for higher compute throughput where IEEE 1588v2 precision is handled in firmware or external PHY. |
Compared with STM32F407VGT6, the STM32F407IGH7 provides full DCMI and ULPI-capable OTG_HS - essential for vision and high-speed peripheral hosting; versus STM32H743ZIT6, it delivers superior hardware IEEE 1588v2 timestamping for deterministic industrial networking at lower power and cost.
Availability
STM32F407IGH7 is available at Aetrix Electronics and suitable for industrial gateways, embedded vision systems, medical data loggers, and programmable logic controller CPU modules requiring stable component supply across extended production lifecycles.
Supply support for STM32F407IGH7 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, sensors, and automotive-grade components since 1987.
The STM32F4 series targets high-performance embedded applications demanding real-time responsiveness, rich connectivity (Ethernet, USB, CAN), and analog integration - optimized for industrial control, motor drives, and human-machine interface systems.
FAQ
What is the maximum operating temperature range for STM32F407IGH7?
The STM32F407IGH7 is rated for industrial temperature range: –40 °C to +85 °C ambient, validated per ST's qualification standards (AEC-Q100 not applicable; this is an industrial-grade part). Thermal performance is specified with 176-ball UFBGA package and JEDEC-standard PCB layout per DS8626 Section 7.8.
Does STM32F407IGH7 support external memory expansion?
Yes - it integrates a Flexible Static Memory Controller (FSMC) supporting NOR, PSRAM, SRAM, and NAND flash with 8-/16-bit data bus widths and configurable timing. The UFBGA176 package exposes all necessary address/data/control signals (e.g., NE1–NE4, NOE, NWE, A0–A25, D0–D15) for direct connection to external memories up to 64 MB address space.
How many independent CAN interfaces does STM32F407IGH7 provide?
It provides two fully independent bxCAN 2.0B controllers (CAN1 and CAN2), each with its own TX/RX pins, message RAM, and filter banks. Both support bit rates up to 1 Mbps and operate simultaneously - enabling gateway applications that bridge separate CAN networks or implement redundant communication paths.
Is the Ethernet MAC capable of IEEE 1588v2 hardware timestamping?
Yes - the integrated 10/100 Ethernet MAC includes dedicated hardware timestamping logic compliant with IEEE 1588-2008 (v2) Annex D. It captures precise transmit/receive timestamps for PTP event messages at the PHY interface level with sub-100 ns resolution, independent of CPU load or software interrupt latency.
STM32F407IGH7 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 201-UFBGA
- Series:
- STM32F4
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M4
- Core Size:
- 32-Bit Single-Core
- Speed:
- 168MHz
- Connectivity:
- CANbus, DCMI, EBI/EMI, Ethernet, I2C, IrDA, LINbus, SPI, UART/USART, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, LCD, POR, PWM, WDT
- Number of I/O:
- 140
- Program Memory Size:
- 1MB (1M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 192K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 3.6V
- Data Converters:
- A/D 24x12b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32F407IGH7 FAQ
1.How can I place an order for STM32F407IGH7 through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32F407IGH7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32F407IGH7 reliable?
The price and inventory of STM32F407IGH7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32F407IGH7 is usually 5 days.
3.What payment methods are accepted for STM32F407IGH7?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32F407IGH7 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32F407IGH7?
STM32F407IGH7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32F407IGH7 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32F407IGH7?
For technical support, including STM32F407IGH7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32F407IGH7 requirements.
6.How does Aetrix verify that STM32F407IGH7 is sourced from the original manufacturer or authorized distributors?
All STM32F407IGH7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32F407IGH7 meets industry standards.
7.What is the process for return or replacement of STM32F407IGH7?
All STM32F407IGH7 units undergo pre-shipment inspection (PSI). If there is an issue with STM32F407IGH7, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32F407IGH7 part is unused and in its original packaging.
Return procedure for STM32F407IGH7:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32F407IGH7 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

