STMicroelectronics STM32F429AGH6TR
- Part No.:
- STM32F429AGH6TR
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 169-UFBGA
- Datasheet:
-
STM32F429AGH6TR.pdf
- Description:
- IC MCU 32BIT 1MB FLASH 169UFBGA
- Quantity:
- Payment:

- Shipping:

Inventory:4,220
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32F429AGH6TR from STMicroelectronics is a 32-bit Arm® Cortex®-M4 MCU with FPU, operating up to 180 MHz (225 DMIPS), featuring 1 MB flash, 256+4 KB SRAM (including 64 KB CCM), LCD-TFT controller supporting up to 4096×2048 resolution at 83 MHz pixel clock, and Chrom-ART Accelerator™ for hardware-accelerated 2D graphics. It targets high-resolution embedded HMI applications such as industrial panel displays and medical imaging interfaces.
For engineers reviewing the STM32F429AGH6TR datasheet, STM32F429AGH6TR pinout, STM32F429AGH6TR application, or STM32F429AGH6TR equivalent, key selection criteria include integrated LCD-TFT controller capability, dual CAN 2.0B support, USB OTG HS/FS with dedicated DMA, Ethernet MAC with IEEE 1588v2 hardware timestamping, and 168 I/Os with 5 V tolerance - all in a compact UFBGA169 (7 × 7 mm) package.
Technical Context
This MCU integrates an Adaptive Real-time Accelerator (ART Accelerator™) enabling zero-wait-state execution from flash memory, and a dedicated LCD-TFT controller (LTDC) with full programmability for RGB, YUV, and AHB master interfaces. Its dual-bank flash architecture supports read-while-write operations critical for over-the-air firmware updates.
The device implements a multi-AHB bus matrix with separate DMA channels for peripherals including DCMI (54 MB/s camera interface), SAI, SDIO, and two independent USB OTG controllers - one full-speed with on-chip PHY, one high-speed with ULPI support and dedicated DMA - ensuring concurrent high-bandwidth data paths without CPU intervention.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M4 with FPU, 180 MHz max, 225 DMIPS @ Dhrystone 2.1 |
| Flash Memory | 1 MB dual-bank flash with read-while-write capability for seamless firmware updates |
| SRAM | 256 KB main SRAM + 4 KB backup SRAM + 64 KB CCM (core-coupled memory) for latency-critical code/data |
| LCD-TFT Controller | LTDC supporting up to 4096×2048 resolution, 83 MHz pixel clock, RGB/YUV output, and layer blending |
| Graphics Acceleration | Chrom-ART Accelerator™ (DMA2D) enabling hardware-accelerated 2D graphics operations (copy, fill, blend) |
| Communication Interfaces | 2×CAN 2.0B, USB OTG HS/FS, 10/100 Ethernet MAC with IEEE 1588v2 hardware timestamping, SDIO, SAI, DCMI |
| I/O Capability | 168 I/Os: up to 164 at 90 MHz, 166 with 5 V tolerance, interrupt-capable on all pins |
Pinout & Package
STM32F429AGH6TR uses the UFBGA169 (7 × 7 mm, 0.5 mm pitch) package with 169 solder balls. Pin assignments follow ST's standard STM32F429xx ballout for this package variant, including dedicated LTDC data/control signals (LCD_Rx, LCD_Gx, LCD_Bx, LCD_HSYNC, LCD_VSYNC, LCD_CLK), DCMI interface (DCMI_Dx, DCMI_HSYNC, DCMI_VSYNC, DCMI_PCLK), and dual USB OTG PHY connections.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD/VSS | Power supply / Ground | 1.7–3.6 V core/I/O supply; multiple VDD/VSS pairs ensure low-noise operation and EMI reduction |
| VCAP1/VCAP2 | Internal regulator decoupling | External 2.2 µF ceramic capacitors required for stable 1.2 V core voltage regulation |
| NRST | Active-low reset input | Asynchronous reset with internal pull-up; compatible with external reset supervisors and push-button circuits |
| BOOT0 | Boot mode selection | High at power-up selects system memory bootloader; low selects user flash memory execution |
| PA0–PA15, PB0–PB15, etc. | General-purpose I/O | Configurable as GPIO, alternate functions (e.g., USART_TX, SPI_MOSI), or remappable via AFIO |
| PH12–PH15, PI0–PI12 | LCD-TFT interface | Dedicated LTDC signals: RGB data bus (24-bit), HSYNC/VSYNC/DE/CLK for synchronous display timing |
| PC6–PC9, PD3–PD6 | DCMI interface | Parallel camera input: 8-/10-/12-bit data bus, PCLK, HSYNC, VSYNC for real-time image capture up to 54 MB/s |
Key Features
| Feature | Design Value |
|---|---|
| ART Accelerator™ | Enables zero-wait-state execution from flash at 180 MHz, eliminating need for external cache or RAM-based code shadowing |
| Chrom-ART Accelerator™ (DMA2D) | Offloads CPU for 2D graphics operations: memory-to-memory copy, color format conversion, alpha blending - critical for smooth GUI rendering |
| LCD-TFT Controller (LTDC) | Supports dual-layer composition, configurable pixel format (RGB565, ARGB8888), and hardware clipping - enables rich HMI without external GPU |
| Dual USB OTG Controllers | Separate FS (on-chip PHY) and HS (ULPI interface + dedicated DMA) allow simultaneous device/host roles with minimal CPU overhead |
| IEEE 1588v2 Hardware Timestamping | Ethernet MAC includes precise hardware timestamping for sub-microsecond time synchronization in industrial automation networks |
Applications
| Industrial HMI Panels | Medical Imaging Displays |
|---|---|
Use Scenario: Touch-enabled operator interface for PLC-controlled machinery with real-time status visualization and alarm logging. IC Role / Device Role / Timing Role: Primary application processor executing FreeRTOS-based GUI stack, driving 720p TFT-LCD via LTDC, capturing diagnostic logs via Ethernet and USB. Use Value: Integrated LTDC and Chrom-ART eliminate external display controller, reducing BOM cost and PCB area while enabling 60 fps UI refresh with <5% CPU load. | Use Scenario: Portable ultrasound machine requiring real-time video overlay of Doppler data onto grayscale B-mode images. IC Role / Device Role / Timing Role: Central controller managing DCMI-based image acquisition, FPGA-assisted beamforming data ingestion, and dual-layer LTDC composition for clinical display. Use Value: Hardware-accelerated layer blending (via DMA2D) enables real-time alpha-blended overlays without frame buffer doubling or CPU-intensive software compositing. |
| Building Automation Gateways | Test & Measurement Equipment |
Use Scenario: Field gateway aggregating Modbus RTU, BACnet MS/TP, and KNX data into a unified web-based dashboard served over Ethernet. IC Role / Device Role / Timing Role: Networked application processor running LwIP TCP/IP stack, hosting embedded HTTP server, and managing dual CAN buses for legacy fieldbus bridging. Use Value: Dual CAN 2.0B controllers with dedicated filters and FIFOs enable deterministic, low-latency bridging between heterogeneous building systems without software polling overhead. | Use Scenario: Benchtop oscilloscope with 1 GSa/s ADC front-end, real-time FFT processing, and VGA-resolution waveform display. IC Role / Device Role / Timing Role: High-throughput data concentrator: receives digitized samples via parallel interface or SAI, performs DSP (FFT, filtering) using Cortex-M4 FPU, renders results via LTDC to external VGA DAC. Use Value: 180 MHz FPU + CCM SRAM allows single-cycle floating-point FFT kernels; LTDC's programmable timing ensures precise sync with external analog video output circuitry. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-performance ARM Cortex-M4 microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32F429IGT6 | LQFP176 package (24 × 24 mm); same core/peripherals but larger footprint and no 5 V-tolerant I/Os | Better suited for prototyping or space-tolerant designs where thermal dissipation and manual rework are priorities | Select when board layout requires through-hole-compatible packaging or when higher I/O count (168 vs. 143 usable in UFBGA169) is needed |
| STM32F767ZIT6 | Cortex-M7 core (216 MHz), double-precision FPU, L1 cache (I/D), no LTDC - adds DSI host but removes parallel RGB interface | Targets higher computational throughput (e.g., AI inference edge nodes), not direct LCD-TFT replacement | Choose only if migrating to DSI-based displays and requiring >2× integer/FPU performance; not drop-in for existing LTDC-based designs |
Compared with STM32F429IGT6, the AGH6TR offers superior board-level integration density and 5 V-tolerant I/Os for mixed-voltage systems; versus STM32F767ZIT6, it retains native parallel RGB support essential for cost-sensitive TFT panels, trading raw compute for display subsystem fidelity.
Availability
STM32F429AGH6TR is available at Aetrix Electronics and suitable for industrial HMI panels, medical imaging displays, building automation gateways, and test & measurement equipment requiring stable component supply across extended production lifecycles.
Supply support for STM32F429AGH6TR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power ICs, sensors, and automotive-grade components since 1987.
The STM32F4-series targets high-performance embedded applications demanding real-time responsiveness, rich graphics, and multi-protocol connectivity - specifically engineered for human-machine interfaces, industrial control, and medical devices requiring integrated display and communication subsystems.
FAQ
What is the maximum resolution supported by the LCD-TFT controller in STM32F429AGH6TR?
The LTDC supports total display resolutions up to 4096 pixels wide and 2048 lines tall, with pixel clock frequencies up to 83 MHz. This enables native support for WXGA (1280×800), SXGA (1280×1024), and HD+ (1600×900) panels using RGB666 or RGB888 interfaces, subject to bandwidth limits of the configured pixel clock and data bus width.
Does STM32F429AGH6TR support hardware JPEG encoding/decoding?
No, the STM32F429AGH6TR does not include dedicated JPEG acceleration hardware. Image compression/decompression must be implemented in software using the Cortex-M4 FPU and DMA, or offloaded to external co-processors. The Chrom-ART Accelerator™ supports only 2D raster operations (copy, fill, blend), not codec-specific transforms.
Can the USB OTG HS interface operate without an external ULPI transceiver?
No - the USB OTG HS interface requires an external ULPI-compliant PHY (e.g., SMSC USB3343 or Microchip USB3320). The chip provides only the digital ULPI interface and dedicated DMA; it lacks an integrated HS PHY. In contrast, the USB OTG FS interface includes a fully integrated PHY and requires no external components.
How many independent CAN interfaces does STM32F429AGH6TR provide?
The STM32F429AGH6TR integrates two independent bxCAN 2.0B controllers, each with its own message RAM, filter banks, and dedicated APB1 clock domain. Both support programmable bit timing, automatic retransmission, and loopback/self-test modes - enabling dual-network isolation for safety-critical or redundant communication architectures.
STM32F429AGH6TR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 169-UFBGA
- Series:
- STM32F4
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M4
- Core Size:
- 32-Bit Single-Core
- Speed:
- 180MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, IrDA, LINbus, SPI, UART/USART, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, POR, PWM, WDT
- Number of I/O:
- 130
- Program Memory Size:
- 1MB (1M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 256K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 3.6V
- Data Converters:
- A/D 24x12b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32F429AGH6TR FAQ
1.How can I place an order for STM32F429AGH6TR through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32F429AGH6TR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32F429AGH6TR reliable?
The price and inventory of STM32F429AGH6TR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32F429AGH6TR is usually 5 days.
3.What payment methods are accepted for STM32F429AGH6TR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32F429AGH6TR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32F429AGH6TR?
STM32F429AGH6TR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32F429AGH6TR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32F429AGH6TR?
For technical support, including STM32F429AGH6TR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32F429AGH6TR requirements.
6.How does Aetrix verify that STM32F429AGH6TR is sourced from the original manufacturer or authorized distributors?
All STM32F429AGH6TR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32F429AGH6TR meets industry standards.
7.What is the process for return or replacement of STM32F429AGH6TR?
All STM32F429AGH6TR units undergo pre-shipment inspection (PSI). If there is an issue with STM32F429AGH6TR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32F429AGH6TR part is unused and in its original packaging.
Return procedure for STM32F429AGH6TR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32F429AGH6TR Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

