STMicroelectronics STM32F429BGT6
- Part No.:
- STM32F429BGT6
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 208-LQFP
- Datasheet:
-
STM32F429BGT6.pdf
- Description:
- IC MCU 32BIT 1MB FLASH 208LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:1,540
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32F429BGT6 from STMicroelectronics is a 32-bit Arm® Cortex®-M4 microcontroller with FPU, operating up to 180 MHz (225 DMIPS), featuring 1 MB flash, 256 KB SRAM + 4 KB backup SRAM, integrated LCD-TFT controller supporting up to 4096×2048 resolution at 83 MHz pixel clock, and Chrom-ART Accelerator™ for hardware-accelerated 2D graphics. It targets high-resolution embedded HMI applications such as industrial panel displays and medical visualization terminals.
For engineers reviewing the STM32F429BGT6 datasheet, STM32F429BGT6 pinout, STM32F429BGT6 application, or STM32F429BGT6 equivalent, key selection considerations include its dual USB OTG (FS/HS), 10/100 Ethernet MAC with IEEE 1588v2 support, parallel camera interface (54 MB/s), and LCD-TFT controller with CCM memory access-critical for real-time graphical user interfaces requiring deterministic rendering and peripheral concurrency.
Technical Context
The STM32F429BGT6 integrates an Adaptive Real-time Accelerator (ART Accelerator™) enabling zero-wait-state execution from flash at 180 MHz, alongside a Memory Protection Unit (MPU) and dual-bank flash architecture supporting read-while-write operations. Its core-coupled memory (CCM) provides deterministic low-latency access for time-critical code and data.
It features a dedicated LCD-TFT controller (LTDC) with programmable timing, RGB/YUV output, and layer blending, coupled with DMA2D (Chrom-ART) for hardware-accelerated image copy, alpha blending, and color format conversion-eliminating CPU load during GUI composition. The device also includes two CAN 2.0B controllers, SDIO, and a true random number generator (RNG) compliant with NIST SP800-90B.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm® Cortex®-M4 with FPU, 180 MHz max frequency, 225 DMIPS performance - enables real-time DSP and control algorithms without external coprocessors. |
| Memory | 1 MB dual-bank flash (read-while-write), 256 KB SRAM + 4 KB backup SRAM, 64 KB CCM RAM - supports firmware updates over-the-air and deterministic ISR execution. |
| LCD Interface | LCD-TFT controller (LTDC) with up to 4096×2048 resolution, 83 MHz pixel clock, and 3-layer composition - drives high-resolution industrial displays without external video processor. |
| Graphics Acceleration | Chrom-ART Accelerator™ (DMA2D) for hardware alpha blending, image scaling, and color format conversion - reduces CPU load by >70% in GUI frame composition tasks. |
| Connectivity | USB 2.0 HS/FS OTG with dedicated DMA, 10/100 Ethernet MAC with IEEE 1588v2 hardware timestamping, 2×CAN 2.0B - enables synchronized industrial networking and device-class flexibility. |
| Analog Peripherals | 3×12-bit ADCs (2.4 MSPS each, 7.2 MSPS triple interleaved), 2×12-bit DACs, temperature sensor - supports multi-channel sensor fusion and closed-loop analog control. |
| Camera Interface | 8–14-bit parallel DCMI supporting up to 54 MB/s throughput - directly interfaces CMOS image sensors for machine vision edge processing. |
Pinout & Package
LQFP100 (14 × 14 mm) package with 100 leads, ECOPACK2-compliant, 0.5 mm pitch, exposed thermal pad. Pin count and I/O mapping validated per STMicroelectronics DS9405 Rev 13, Section 4 "Pinouts and pin description".
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDA, VSS, VSSA | Power supply and ground rails | Separate analog/digital domains with dedicated VDDA (1.7–3.6 V) and decoupling requirements for ADC/DAC accuracy. |
| PA0–PA15, PB0–PB15, etc. | General-purpose I/O ports | Up to 168 GPIOs; 164 support 90 MHz toggle, 166 are 5 V-tolerant - enables direct interfacing with legacy logic and industrial sensors. |
| PC6–PC10, PD0–PD3 | LCD-TFT data/control bus | 8-/16-/24-bit parallel RGB interface with HSYNC/VSYNC/DE signals - connects directly to TFT panels without level-shifting or timing glue logic. |
| PI9–PI12, PI14 | DCMI data/clock/control | 8–14-bit parallel camera input with PCLK, HSYNC, VSYNC - supports synchronous capture from OV5640, AR0134, and similar CMOS sensors. |
| PA11/PA12, PB14/PB15 | USB OTG FS/HS physical layer | D+/D− for full-speed; ULPI interface pins for high-speed - allows dual-role USB operation with minimal external components. |
| PH13–PH15, PI0–PI11 | Ethernet MII/RMII interface | 25-pin MII or 7-pin RMII routing - enables PHY selection flexibility and PCB layout optimization for EMI-sensitive industrial environments. |
Key Features
| Feature | Design Value |
|---|---|
| ART Accelerator™ | Enables zero-wait-state 180 MHz execution from flash memory - eliminates need for external SRAM caching in cost-sensitive HMI designs. |
| Chrom-ART Accelerator™ (DMA2D) | Hardware-accelerated 2D graphics operations including alpha blending and color space conversion - reduces GUI rendering latency to <100 µs per frame. |
| LCD-TFT Controller (LTDC) | Fully programmable display timing, 3 independent layers with per-pixel alpha, dithering, and CLUT support - enables rich UIs with transparency and smooth animations. |
| Flexible Memory Controller (FMC) | Supports NOR/NAND/PSRAM/SDRAM with up to 32-bit data bus - allows expansion of external frame buffer or application code storage beyond internal flash limits. |
| IEEE 1588v2 Hardware Timestamping | Sub-microsecond precision timestamping in Ethernet MAC - essential for deterministic industrial Ethernet protocols like PROFINET IRT and EtherCAT. |
Applications
| Industrial HMI Panel | Medical Imaging Terminal |
|---|---|
Use Scenario: Touch-enabled operator interface for PLC-controlled machinery with real-time alarm overlay and trend visualization. IC Role / Device Role / Timing Role: Primary application MCU executing FreeRTOS-based GUI framework, driving 1024×600 TFT via LTDC while concurrently handling Modbus TCP over Ethernet. Use Value: Chrom-ART offloads bitmap compositing; CCM RAM ensures jitter-free interrupt response for safety-critical I/O monitoring. |
Use Scenario: Portable ultrasound preview station rendering B-mode frames from FPGA-processed ADC streams. IC Role / Device Role / Timing Role: Frame buffer manager and UI controller, receiving 8-bit grayscale frames via DCMI and overlaying DICOM metadata using LTDC layers. Use Value: 54 MB/s DCMI bandwidth captures full-frame 768×576@30fps; DMA2D performs real-time gamma correction and annotation blending. |
| Smart Building Gateway | Automotive Diagnostic Tool |
Use Scenario: Edge gateway aggregating BACnet MS/TP, KNX, and LoRaWAN sensor data with local web UI and cloud sync. IC Role / Device Role / Timing Role: Dual-networking hub running LwIP stack on Ethernet and multiple UARTs for fieldbus bridging, with HTTPS server hosted in internal flash. Use Value: Dual CAN interfaces manage vehicle subsystem diagnostics; IEEE 1588v2 enables synchronized HVAC actuator control across distributed nodes. |
Use Scenario: Handheld OBD-II scanner with live parameter display, DTC logging, and firmware update capability via USB-C. IC Role / Device Role / Timing Role: Host controller for ISO 15765-2 (CAN TP) communication, managing J1939/UDS sessions while rendering vector-based gauges on 800×480 LCD. Use Value: 2×CAN controllers support simultaneous UDS diagnostic and J1939 vehicle network monitoring; USB OTG HS enables <5 s firmware updates. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-performance ARM Cortex-M4 HMI applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32F767IGT6 | Higher clock (216 MHz), 2 MB flash, double-precision FPU, no LTDC - adds ART Accelerator v2 and L1 cache but removes integrated display controller. | Requires external display controller or GPU; better suited for compute-intensive tasks (e.g., audio analytics) than native TFT driving. | Select when raw CPU performance and cache efficiency outweigh integrated graphics needs - e.g., headless edge AI inference with remote UI. |
| STM32H743VIT6 | Dual-core (Cortex-M7/M4), 480 MHz M7, 2 MB flash, DSI host, no LTDC - replaces parallel RGB with MIPI DSI output and adds crypto accelerators. | Targets ultra-high-res mobile-style displays (e.g., 1920×1080 DSI panels); lacks parallel DCMI and legacy bus support. | Choose for next-gen portable HMIs with DSI panels and security-critical firmware signing - not drop-in compatible for existing LQFP100/LTDC designs. |
Compared with STM32F429BGT6, the STM32F767IGT6 trades integrated display control for higher CPU throughput and cache, while the STM32H743VIT6 shifts to DSI-based architectures and adds hardware cryptography - both require PCB and firmware redesign due to pinout, peripheral, and memory map differences.
Availability
STM32F429BGT6 is available at Aetrix Electronics and suitable for industrial HMI panels, medical imaging terminals, smart building gateways, and automotive diagnostic tools requiring stable component supply across extended production lifecycles.
Supply support for STM32F429BGT6 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, sensors, and analog devices for industrial, automotive, and consumer markets.
The STM32F4-series is engineered for high-performance embedded applications demanding real-time responsiveness, rich connectivity, and integrated graphics - specifically targeting human-machine interface, industrial automation, and medical equipment with graphical displays.
FAQ
What is the maximum resolution supported by the LCD-TFT controller on STM32F429BGT6?
The LTDC supports total display resolutions up to 4096 pixels wide and 2048 lines tall, with pixel clock frequencies up to 83 MHz. This enables native driving of WUXGA (1920×1200) panels at 60 Hz or QXGA (2048×1536) at lower refresh rates, subject to external SDRAM bandwidth and timing constraints.
Does STM32F429BGT6 support hardware JPEG decoding?
No - the STM32F429BGT6 does not include dedicated JPEG decode hardware. Image decompression must be performed in software or via external co-processor. However, Chrom-ART Accelerator™ (DMA2D) accelerates post-decode operations such as alpha blending, color format conversion (RGB565 ↔ ARGB8888), and memory-to-memory transfers critical for GUI rendering.
Can the USB OTG HS interface operate without an external ULPI PHY?
No - USB OTG High-Speed operation requires an external ULPI-compliant PHY (e.g., SMSC USB334x or Microchip USB3300). The STM32F429BGT6 provides only the ULPI interface signals (D0–D7, CLK, DIR, NXT, STP); it lacks an integrated HS PHY. Full-Speed mode uses the on-chip PHY and requires no external components.
What is the purpose of the 4 KB backup SRAM, and how is it powered?
The 4 KB backup SRAM retains data during Standby and VBAT modes using the VBAT supply (1.8–3.6 V), independent of main VDD. It is accessible only by the CPU in Run/Stop modes and preserves critical state (e.g., calibration tables, last-known sensor values) across power cycles when backed by a coin cell or supercapacitor.
STM32F429BGT6 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 208-LQFP
- Series:
- STM32F4
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M4
- Core Size:
- 32-Bit Single-Core
- Speed:
- 180MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, IrDA, LINbus, SPI, UART/USART, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, LCD, POR, PWM, WDT
- Number of I/O:
- 168
- Program Memory Size:
- 1MB (1M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 256K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 3.6V
- Data Converters:
- A/D 24x12b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32F429BGT6 FAQ
1.How can I place an order for STM32F429BGT6 through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32F429BGT6 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32F429BGT6 reliable?
The price and inventory of STM32F429BGT6 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32F429BGT6 is usually 5 days.
3.What payment methods are accepted for STM32F429BGT6?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32F429BGT6 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32F429BGT6?
STM32F429BGT6 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32F429BGT6 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32F429BGT6?
For technical support, including STM32F429BGT6 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32F429BGT6 requirements.
6.How does Aetrix verify that STM32F429BGT6 is sourced from the original manufacturer or authorized distributors?
All STM32F429BGT6 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32F429BGT6 meets industry standards.
7.What is the process for return or replacement of STM32F429BGT6?
All STM32F429BGT6 units undergo pre-shipment inspection (PSI). If there is an issue with STM32F429BGT6, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32F429BGT6 part is unused and in its original packaging.
Return procedure for STM32F429BGT6:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32F429BGT6 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

