STMicroelectronics STM32F429ZET6
- Part No.:
- STM32F429ZET6
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 144-LQFP
- Datasheet:
-
STM32F429ZET6.pdf
- Description:
- IC MCU 32BIT 512KB FLASH 144LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:1,064
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32F429ZET6 from STMicroelectronics is a 32-bit Arm® Cortex®-M4 MCU with FPU, operating up to 180 MHz (225 DMIPS), featuring 512 KB flash, 256+4 KB SRAM (including 64 KB CCM), integrated LCD-TFT controller supporting up to 4096×2048 resolution at 83 MHz pixel clock, and dual USB OTG (FS + HS) with dedicated DMA. It targets high-performance embedded graphics and connectivity applications such as industrial HMIs and medical display terminals.
For engineers reviewing the STM32F429ZET6 datasheet, STM32F429ZET6 pinout, STM32F429ZET6 application, or STM32F429ZET6 equivalent, key selection criteria include LCD-TFT controller capability, dual-CAN 2.0B support, Ethernet MAC with IEEE 1588v2 hardware timestamping, Chrom-ART Accelerator™ (DMA2D) for 2D graphics offload, and 168 I/Os with 90 MHz toggle rate and 5 V tolerance on 166 pins.
Technical Context
The STM32F429ZET6 integrates an Adaptive Real-time Accelerator (ART Accelerator™) enabling zero-wait-state execution from flash memory at 180 MHz, alongside a Memory Protection Unit (MPU) and DSP instruction set. Its architecture includes a multi-AHB bus matrix for concurrent peripheral access and a flexible external memory controller supporting SDRAM, NOR/NAND, and PSRAM.
It features a dedicated LCD-TFT controller (LTDC) with programmable timing, RGB/ITU-R BT.656 output, and seamless integration with the Chrom-ART Accelerator™ for layer composition and alpha blending. The dual USB OTG subsystem includes separate full-speed PHY and ULPI-capable high-speed PHY with dedicated DMA channels, while the 10/100 Ethernet MAC supports MII/RMII and IEEE 1588v2 hardware timestamping.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm® Cortex®-M4 with FPU, 180 MHz max frequency, 225 DMIPS performance |
| Flash / RAM | 512 KB flash (dual-bank), 256 KB SRAM + 4 KB backup SRAM + 64 KB CCM |
| LCD Interface | LCD-TFT controller (LTDC) supporting up to 4096×2048 resolution, 83 MHz pixel clock |
| Graphics Engine | Chrom-ART Accelerator™ (DMA2D) for 2D graphics composition, alpha blending, and color format conversion |
| Connectivity | Dual USB OTG (FS + HS), 10/100 Ethernet MAC with IEEE 1588v2 hardware timestamping, 2× CAN 2.0B |
| Analog Peripherals | 3× 12-bit ADCs (2.4 MSPS each, 7.2 MSPS in triple interleaved mode), 2× 12-bit DACs |
| I/O & Timing | 168 I/Os (164 @ 90 MHz, 166 5 V-tolerant), up to 17 timers including 2× 32-bit general-purpose timers |
Pinout & Package
LQFP144 (20 × 20 mm) package with 144 leads, ECOPACK2 compliant. Pinout validated per STMicroelectronics DS9405 Rev 13, Section 4 ("Pinouts and pin description") - specifically Table 10 (pin and ball definitions) and Figure 12 (LQFP144 pinout).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDA, VCAP1/2 | Core, analog, and regulator decoupling supplies | Separate 1.7–3.6 V domains; VCAP1/2 require external 2.2 µF ceramic capacitors for internal LDO stability |
| PA0–PA15, PB0–PB15, etc. | General-purpose I/O banks (GPIOA–G) | 168 total I/Os; 166 pins 5 V-tolerant; configurable as AF functions for all peripherals (e.g., USART1_TX on PA9) |
| PH8–PH15, PI0–PI12 | LCD-TFT interface signals (R/G/B data, HSYNC, VSYNC, DE, CLK) | Direct parallel RGB interface supporting 24-bit color depth; enables standalone TFT panel driving without external controller |
| PD0–PD14, PE2–PE7 | FMC address/data/control (for external SDRAM/NOR) | Enables expansion with up to 32-bit data bus; supports SDRAM refresh, burst, and low-power modes |
| PA11/PA12, PB14/PB15 | USB OTG FS (DM/DP) and OTG HS (ULPI D0–D7, CLK, DIR, NXT, STP) | Dual independent USB stacks: FS uses internal PHY; HS requires ULPI physical layer and dedicated DMA |
| PC1–PC5, PG11–PG14 | Ethernet MAC signals (TXD0–TXD3, RXD0–RXD3, TX_EN, RX_DV, CRS, COL, REF_CLK) | Full MII interface; RMII supported via pin remapping; IEEE 1588v2 timestamping enabled in hardware |
Key Features
| Feature | Design Value |
|---|---|
| ART Accelerator™ | Enables 0-wait-state execution from flash at 180 MHz, eliminating external cache need for deterministic real-time code fetch |
| Chrom-ART Accelerator™ (DMA2D) | Offloads CPU for 2D graphics operations (layer blending, image rotation, color space conversion) with hardware alpha blending |
| LCD-TFT Controller (LTDC) | Supports dual-layer composition, programmable timing, and direct RGB interface - eliminates external display controller in HMI designs |
| Dual USB OTG Subsystem | Independent FS (on-chip PHY) and HS (ULPI interface) controllers with dedicated DMA channels prevent bandwidth contention |
| IEEE 1588v2 Hardware Timestamping | Integrated Ethernet MAC timestamp unit provides sub-100 ns precision for time-critical industrial networking (e.g., TSN edge nodes) |
| Flexible External Memory Controller (FMC) | Single interface for SDRAM, PSRAM, NOR/NAND, CompactFlash - simplifies memory expansion in data-intensive applications |
Applications
| Industrial HMI Display Terminal | Medical Imaging Front-End |
|---|---|
|
Use Scenario: Standalone touchscreen panel in factory control room, rendering real-time process data and alarm overlays on 7"–10" TFT LCD. IC Role / Device Role / Timing Role: Primary application processor executing FreeRTOS-based GUI stack, driving LCD via LTDC, managing touch via SPI/I2C, and communicating via Ethernet/CAN. Use Value: Chrom-ART Accelerator™ reduces CPU load by >40% during dynamic UI updates; LTDC enables native 800×480@60 Hz output without frame buffer doubling. |
Use Scenario: Portable ultrasound device front-end acquiring and preprocessing B-mode image frames before transmission to host PC. IC Role / Device Role / Timing Role: Image acquisition controller interfacing with 8-bit parallel camera sensor (DCMI), performing real-time histogram equalization and JPEG compression using DSP instructions. Use Value: Dual 12-bit ADCs sample analog beamformer outputs at 7.2 MSPS (triple interleaved); DMA2D accelerates ROI extraction and false-color mapping. |
| Networked Building Automation Gateway | High-Resolution Test Equipment UI |
|
Use Scenario: DIN-rail mounted gateway aggregating Modbus RTU, CANopen, and BACnet MS/TP fieldbus data into MQTT over Ethernet/Wi-Fi. IC Role / Device Role / Timing Role: Protocol translation engine with dual CAN 2.0B interfaces, 10/100 Ethernet MAC, and multiple UARTs for legacy serial device bridging. Use Value: IEEE 1588v2 hardware timestamping synchronizes sensor event logging across distributed nodes; 168 I/Os allow direct GPIO-based dry-contact monitoring. |
Use Scenario: Benchtop oscilloscope or spectrum analyzer with 1280×800 TFT display, real-time waveform rendering, and USB/Ethernet instrument control. IC Role / Device Role / Timing Role: High-throughput data processor handling ADC sampling (via external high-speed ADC), FFT computation, and vector graphics rendering to LCD. Use Value: ART Accelerator™ sustains 180 MHz core speed during continuous FFT loops; 64 KB CCM RAM stores critical FFT twiddle tables with zero latency access. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-performance ARM Cortex-M4 microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32F429IGT6 | LQFP176 package (176-pin), 1 MB flash, same peripherals and clock specs | Higher pin count enables more external memory signals (e.g., full 32-bit SDRAM bus) and additional I/Os for complex expansion | Select when requiring ≥128 I/Os or full 32-bit FMC bus width; not drop-in compatible due to package and pinout differences |
| STM32F767ZIT6 | Cortex-M7 core (216 MHz), 2 MB flash, 512 KB RAM, no LTDC but DSI host interface; higher DMIPS (1080 vs 225) | Targets higher compute density (e.g., AI inference pre-processing) but lacks native parallel RGB LCD driver; requires external bridge for TFT | Choose for compute-bound tasks where display is secondary; avoid if parallel TFT interface is mandatory |
Compared with STM32F429IGT6, the ZET6 offers identical feature set in smaller LQFP144 footprint but less flash and I/O headroom; versus STM32F767ZIT6, it trades raw CPU throughput for integrated display control and lower power at 180 MHz - making it optimal for graphics-first embedded systems.
Availability
STM32F429ZET6 is available at Aetrix Electronics and suitable for industrial HMIs, medical imaging front-ends, and networked building automation gateways requiring stable component supply, long-term lifecycle assurance, and qualified automotive-grade traceability.
Supply support for STM32F429ZET6 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power ICs, sensors, and analog devices for industrial, automotive, and consumer markets.
The STM32F4-series targets high-performance real-time embedded applications demanding rich connectivity, advanced graphics, and deterministic execution - with the F429 variant specifically optimized for integrated LCD-TFT and multimedia acceleration.
FAQ
What is the maximum resolution supported by the built-in LCD-TFT controller?
The STM32F429ZET6's LCD-TFT controller (LTDC) supports total display resolutions up to 4096 pixels wide and 2048 lines tall, with pixel clock frequencies up to 83 MHz. This enables native drive of WUXGA (1920×1200) panels at 60 Hz or QXGA (2048×1536) at lower refresh rates, using standard RGB interface timing without external timing generators.
Does the STM32F429ZET6 support hardware-accelerated graphics composition?
Yes - the Chrom-ART Accelerator™ (DMA2D) provides dedicated hardware for 2D graphics operations including memory-to-memory copy with pixel format conversion, alpha blending of up to two layers, and color space transformation (e.g., RGB565 ↔ ARGB8888). It operates independently of the CPU and supports burst transfers to minimize bus contention during UI rendering.
Can both USB OTG interfaces operate simultaneously?
Yes - the STM32F429ZET6 integrates two physically and logically independent USB OTG controllers: one full-speed (OTG_FS) with on-chip PHY, and one high-speed/full-speed (OTG_HS) with ULPI interface. They use separate DMA channels and interrupt vectors, allowing concurrent device/host operation (e.g., USB mass storage device + USB host for keyboard/mouse) without resource conflict.
What is the role of the ART Accelerator™ and how does it impact flash execution?
The ART Accelerator™ is a 6-way associative cache-like prefetcher with branch prediction that eliminates wait states during flash execution at 180 MHz. It achieves 0-wait-state performance by preloading instructions and data based on access patterns, reducing effective flash latency to match SRAM speed - critical for deterministic real-time response in motor control or audio processing loops.
STM32F429ZET6 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 144-LQFP
- Series:
- STM32F4
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Verified
- Core Processor:
- ARM® Cortex®-M4
- Core Size:
- 32-Bit Single-Core
- Speed:
- 180MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, IrDA, LINbus, SPI, UART/USART, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, LCD, POR, PWM, WDT
- Number of I/O:
- 114
- Program Memory Size:
- 512KB (512K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 256K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 3.6V
- Data Converters:
- A/D 24x12b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32F429ZET6 FAQ
1.How can I place an order for STM32F429ZET6 through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32F429ZET6 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32F429ZET6 reliable?
The price and inventory of STM32F429ZET6 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32F429ZET6 is usually 5 days.
3.What payment methods are accepted for STM32F429ZET6?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32F429ZET6 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32F429ZET6?
STM32F429ZET6 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32F429ZET6 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32F429ZET6?
For technical support, including STM32F429ZET6 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32F429ZET6 requirements.
6.How does Aetrix verify that STM32F429ZET6 is sourced from the original manufacturer or authorized distributors?
All STM32F429ZET6 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32F429ZET6 meets industry standards.
7.What is the process for return or replacement of STM32F429ZET6?
All STM32F429ZET6 units undergo pre-shipment inspection (PSI). If there is an issue with STM32F429ZET6, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32F429ZET6 part is unused and in its original packaging.
Return procedure for STM32F429ZET6:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32F429ZET6 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

