STMicroelectronics STM32F429ZGY6TR
- Part No.:
- STM32F429ZGY6TR
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 143-UFBGA, WLCSP
- Datasheet:
-
STM32F429ZGY6TR.pdf
- Description:
- IC MCU 32BIT 1MB FLASH 143WLCSP
- Quantity:
- Payment:

- Shipping:

Inventory:3,177
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32F429ZGY6TR from STMicroelectronics is a 32-bit Arm® Cortex®-M4 microcontroller with FPU, operating up to 180 MHz (225 DMIPS), featuring 2 MB flash, 256+4 KB SRAM (including 64 KB CCM), integrated LCD-TFT controller supporting up to 4096×2048 resolution at 83 MHz pixel clock, and Chrom-ART Accelerator™ for hardware-accelerated 2D graphics. It targets high-resolution embedded HMI systems requiring real-time graphics, connectivity, and deterministic control-such as industrial panel PCs and medical display terminals.
For engineers reviewing the STM32F429ZGY6TR datasheet, STM32F429ZGY6TR pinout, STM32F429ZGY6TR application, or STM32F429ZGY6TR equivalent, key selection considerations include its dual USB OTG (FS/HS), 10/100 Ethernet MAC with IEEE 1588v2 support, parallel camera interface (54 MB/s), triple 12-bit ADCs (7.2 MSPS interleaved), and LCD-TFT controller with dedicated LTDC peripheral-critical for display-intensive, multi-interface embedded designs.
Technical Context
The STM32F429ZGY6TR implements an Arm Cortex-M4 core with floating-point unit and DSP extensions, coupled with ST's Adaptive Real-time Accelerator (ART Accelerator™) enabling zero-wait-state execution from flash at 180 MHz. Its memory subsystem includes dual-bank flash (read-while-write), 256 KB main SRAM plus 4 KB backup SRAM, and 64 KB CCM RAM tightly coupled to the CPU for low-latency data access.
Peripheral architecture centers on a multi-AHB bus matrix with dedicated DMA channels-including separate high-bandwidth paths for Ethernet, USB HS, LCD-TFT, and camera interfaces. The LTDC controller supports programmable timing, layer composition, and alpha blending; Chrom-ART Accelerator™ (DMA2D) offloads 2D drawing operations such as image copy, format conversion, and ARGB blending without CPU intervention.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M4 with FPU and DSP instructions, 180 MHz max frequency (225 DMIPS) |
| Flash Memory | 2 MB dual-bank flash with read-while-write capability for seamless firmware updates |
| SRAM | 256 KB main SRAM + 4 KB backup SRAM + 64 KB CCM (core-coupled memory) for critical real-time data |
| LCD-TFT Controller | LTDC supporting up to 4096×2048 resolution, 83 MHz pixel clock, and 4-layer composition with alpha blending |
| Graphics Acceleration | Chrom-ART Accelerator™ (DMA2D) enabling hardware-accelerated 2D operations without CPU load |
| Connectivity | Dual USB OTG (FS + HS with ULPI), 10/100 Ethernet MAC with IEEE 1588v2 hardware timestamping, 2× CAN 2.0B |
| Analog Peripherals | 3× 12-bit ADCs (2.4 MSPS each, 7.2 MSPS in triple interleaved mode), 2× 12-bit DACs |
| Camera Interface | 8–14-bit parallel DCMI supporting up to 54 MB/s throughput for real-time image capture |
Pinout & Package
STM32F429ZGY6TR uses a 144-pin LQFP package (20 × 20 mm, 0.5 mm pitch), with 114 I/Os including up to 164 fast I/Os rated for 90 MHz operation and 166 5 V-tolerant pins. Power supply pins include VDD/VSS (1.7–3.6 V), VCAP1/VCAP2 (for internal regulator decoupling), and dedicated VBAT for RTC/backup registers.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VSS | Main power supply and ground | Core and I/O domain supply (1.7–3.6 V); requires external 2.2 µF ceramic capacitor per VCAP pin |
| VCAP1, VCAP2 | Internal voltage regulator bypass | Must be connected to 2.2 µF ceramic capacitors to stabilize 1.2 V core regulator output |
| PA0–PA15, PB0–PB15, etc. | General-purpose I/Os | 114 user-configurable GPIOs; most support 5 V tolerance, EXTI, and multiple alternate functions |
| PH13–PH15, PI0–PI12 | LCD-TFT interface signals | Dedicated LTDC pins for RGB data (24-bit), HSYNC/VSYNC/DE, and pixel clock (up to 83 MHz) |
| PD3–PD12, PE0–PE15 | DCMI parallel camera interface | Supports 8–14-bit data bus, PCLK, HSYNC, VSYNC, and embedded sync modes up to 54 MB/s |
| PA11/PA12, PB14/PB15 | USB OTG FS/HS physical layer | PA11/PA12: full-speed PHY; PB14/PB15: ULPI interface for high-speed PHY connection |
| PC1–PC5, PG11–PG14 | Ethernet MAC signals | MII/RMII interface with dedicated DMA; supports IEEE 1588v2 hardware timestamping for precision time sync |
Key Features
| Feature | Design Value |
|---|---|
| ART Accelerator™ | Enables zero-wait-state 180 MHz execution from flash memory, eliminating cache misses in deterministic real-time code |
| LTDC + Chrom-ART | Hardware compositor (LTDC) + 2D accelerator (DMA2D) together enable smooth GUI rendering with <1% CPU overhead |
| Dual USB OTG | Simultaneous full-speed device/host and high-speed host/device operation via independent PHYs and DMA channels |
| Flexible Memory Controller (FMC) | Supports NOR, PSRAM, SDRAM/LPSDR, NAND, and CompactFlash with configurable timing and burst modes |
| Triple ADC Interleaving | Three 12-bit ADCs synchronized to achieve 7.2 MSPS aggregate sampling rate for high-fidelity sensor acquisition |
| IEEE 1588v2 Ethernet | Hardware timestamping engine enables sub-microsecond time synchronization for industrial automation and test equipment |
Applications
| Industrial HMI Panels | Medical Imaging Terminals |
|---|---|
Use Scenario: High-resolution touch-enabled operator interface for PLC-controlled machinery with real-time status visualization and alarm logging. IC Role / Device Role / Timing Role: Primary application processor managing TFT-LCD display (via LTDC), touch controller interface, Ethernet/IP communication, and local data logging. Use Value: Integrated Chrom-ART and 64 KB CCM RAM reduce GUI frame rendering latency to <16 ms at 60 Hz, while dual USB OTG enables field service firmware updates and peripheral attachment. | Use Scenario: Portable ultrasound or endoscopy display unit requiring real-time video overlay, DICOM metadata handling, and battery-backed RTC. IC Role / Device Role / Timing Role: Central controller driving parallel camera interface (DCMI) for real-time image capture, LTDC for multi-layer UI/video overlay, and SDIO for DICOM storage. Use Value: 54 MB/s DCMI bandwidth supports 1080p@30fps raw sensor input; 4 KB backup SRAM retains calibration data during power loss. |
| Test & Measurement Equipment | Smart Building Gateways |
Use Scenario: Benchtop oscilloscope or signal analyzer needing high-speed analog acquisition, waveform rendering, and LAN-based remote control. IC Role / Device Role / Timing Role: Real-time data acquisition engine interfacing with external ADCs via SPI/I2S, performing FFT in FPU, and rendering results on TFT display. Use Value: Triple interleaved ADCs deliver 7.2 MSPS sampling for >3.6 MHz Nyquist bandwidth; IEEE 1588v2 Ethernet ensures synchronized multi-instrument triggering. | Use Scenario: BACnet/IP or KNX gateway aggregating HVAC, lighting, and security sensors across RS-485, CAN, and Ethernet networks. IC Role / Device Role / Timing Role: Protocol translation hub with dual CAN 2.0B, Ethernet MAC, and multiple UARTs for legacy fieldbus bridging. Use Value: Hardware CRC unit accelerates BACnet message checksum calculation; 2 MB flash accommodates dual-application firmware images for fail-safe OTA updates. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-performance MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32F767ZIT6 | Higher CPU clock (216 MHz), larger L1 cache (32 KB I/D), no LTDC but DSI host; adds cryptographic accelerators | Better for compute-heavy tasks (e.g., protocol stack processing), less suitable for direct RGB TFT panels | Select when prioritizing raw FPU performance and security over integrated display control |
| STM32H743ZIT6 | Dual-core (Cortex-M7 + M4), 480 MHz M7, 2 MB flash, 1 MB RAM, DSI + LTDC, no DCMI | Targeted at ultra-high-end HMIs with split processing (M7 for UI, M4 for real-time control), lacks parallel camera interface | Choose for next-gen displays requiring DSI panels and heterogeneous processing, not for legacy DCMI sensors |
Compared with STM32F429ZGY6TR, the STM32F767ZIT6 trades integrated LCD-TFT control for higher compute density and crypto acceleration, while the STM32H743ZIT6 introduces dual-core architecture and DSI support but removes DCMI-making the F429 uniquely balanced for cost-sensitive, display-and-camera–centric industrial designs.
Availability
STM32F429ZGY6TR is available at Aetrix Electronics and suitable for industrial HMI panels, medical imaging terminals, test & measurement equipment, and smart building gateways requiring stable component supply, long-term lifecycle assurance, and qualified production lots.
Supply support for STM32F429ZGY6TR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power ICs, sensors, and automotive semiconductors with strong focus on industrial and embedded markets.
The STM32F4 Series targets high-performance real-time applications demanding rich peripherals, graphics capability, and deterministic execution-specifically engineered for human-machine interfaces, motor control, and connectivity-rich embedded systems.
FAQ
What is the maximum resolution supported by the LTDC controller in STM32F429ZGY6TR?
The LTDC controller supports total display resolutions up to 4096 pixels wide and 2048 lines tall, with pixel clock frequencies up to 83 MHz. This enables native support for WQXGA (2560×1600) and custom high-resolution panels. Timing parameters-including HSYNC/VSYNC polarity, front/back porch, and sync pulse width-are fully programmable in registers to match panel-specific requirements.
Does STM32F429ZGY6TR support hardware JPEG encoding or decoding?
No, the STM32F429ZGY6TR does not include dedicated JPEG hardware acceleration. It relies on software libraries (e.g., ARM CMSIS-DSP or third-party codecs) running on the Cortex-M4 core for JPEG compression/decompression. However, Chrom-ART Accelerator™ (DMA2D) can accelerate related operations such as YUV/RGB format conversion and subsampling, reducing CPU load during image preprocessing.
Can the internal 16 MHz RC oscillator be used as the system clock source?
Yes, the factory-trimmed 16 MHz internal RC oscillator (HSI) is a valid system clock source with ±1% accuracy at 25°C. It supports immediate startup without external components and is commonly used for boot sequences or as a fallback clock during crystal failure. For full 180 MHz operation, however, the PLL must be configured with HSI or an external crystal (4–26 MHz) as input.
How many independent DMA streams are available for peripheral-to-memory transfers?
The STM32F429ZGY6TR features a 16-stream general-purpose DMA controller (DMA2), with each stream supporting configurable priority, memory-to-memory transfers, and hardware request arbitration. Dedicated DMA channels are allocated for high-bandwidth peripherals including Ethernet, USB OTG HS, LTDC, DCMI, and SDIO-ensuring concurrent, zero-CPU-overhead data movement across multiple interfaces.
STM32F429ZGY6TR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 143-UFBGA, WLCSP
- Series:
- STM32F4
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M4
- Core Size:
- 32-Bit Single-Core
- Speed:
- 180MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, IrDA, LINbus, SPI, UART/USART, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, LCD, POR, PWM, WDT
- Number of I/O:
- 114
- Program Memory Size:
- 1MB (1M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 256K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.8V ~ 3.6V
- Data Converters:
- A/D 24x12b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32F429ZGY6TR FAQ
1.How can I place an order for STM32F429ZGY6TR through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32F429ZGY6TR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32F429ZGY6TR reliable?
The price and inventory of STM32F429ZGY6TR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32F429ZGY6TR is usually 5 days.
3.What payment methods are accepted for STM32F429ZGY6TR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32F429ZGY6TR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32F429ZGY6TR?
STM32F429ZGY6TR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32F429ZGY6TR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32F429ZGY6TR?
For technical support, including STM32F429ZGY6TR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32F429ZGY6TR requirements.
6.How does Aetrix verify that STM32F429ZGY6TR is sourced from the original manufacturer or authorized distributors?
All STM32F429ZGY6TR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32F429ZGY6TR meets industry standards.
7.What is the process for return or replacement of STM32F429ZGY6TR?
All STM32F429ZGY6TR units undergo pre-shipment inspection (PSI). If there is an issue with STM32F429ZGY6TR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32F429ZGY6TR part is unused and in its original packaging.
Return procedure for STM32F429ZGY6TR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32F429ZGY6TR Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

