STMicroelectronics STM32F446RET6TR
- Part No.:
- STM32F446RET6TR
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 64-LQFP
- Datasheet:
-
STM32F446RET6TR.pdf
- Description:
- IC MCU 32BIT 512KB FLASH 64LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:1,488
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32F446RET6TR from STMicroelectronics is a 32-bit Arm® Cortex®-M4 microcontroller with FPU, operating up to 180 MHz (225 DMIPS), featuring 512 KB flash, 128+4 KB SRAM, dual USB OTG (FS/HS), three 12-bit ADCs (7.2 MSPS in triple interleaved mode), and two CAN 2.0B interfaces - deployed in industrial motor control systems requiring real-time analog acquisition and deterministic communication.
For engineers reviewing the STM32F446RET6TR datasheet, STM32F446RET6TR pinout, STM32F446RET6TR application, or STM32F446RET6TR equivalent, key selection criteria include its ART Accelerator™ enabling zero-wait-state execution from flash, 114 GPIOs (112 5 V-tolerant), flexible external memory controller (SDRAM/NOR/NAND), and dual SAI + SPDIFRX for multi-channel audio processing in resource-constrained embedded designs.
Technical Context
The device integrates an Adaptive Real-time Accelerator (ART Accelerator™) that eliminates flash wait states at 180 MHz, coupled with a multi-AHB bus matrix supporting concurrent access to flash, SRAM, and peripherals. Its memory subsystem includes dual-mode QuadSPI, flexible external memory controller (FMC) for SDRAM/NOR/NAND, and 4 KB backup SRAM powered by VBAT.
Peripherals are architected for deterministic real-time operation: twelve 16-bit and two 32-bit general-purpose timers (up to 180 MHz), advanced-control timers (TIM1/TIM8) with complementary PWM outputs, and dual USB OTG controllers - one with on-chip FS PHY, the other with dedicated DMA and ULPI support for HS operation across full 1.7–3.6 V supply range.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M4 with FPU and DSP instructions, 180 MHz max frequency (225 DMIPS @ Dhrystone 2.1) |
| Memory | 512 KB embedded flash (0-wait-state via ART Accelerator), 128 KB SRAM + 4 KB backup SRAM (VBAT-powered) |
| Analog | Three 12-bit ADCs (2.4 MSPS each, 7.2 MSPS triple interleaved), two 12-bit DACs, integrated temperature sensor |
| Timers | Up to 17 timers: 2 watchdogs, SysTick, twelve 16-bit and two 32-bit general-purpose timers (each with ≥4 IC/OC/PWM channels) |
| Communication | 2× CAN 2.0B, 4× I2C, 6× USART/UART, 4× SPI (45 Mbit/s), 2× SAI, SPDIFRX, SDIO, CEC, USB OTG FS + HS with dedicated DMA |
| I/O & Power | 114 GPIOs (111 fast I/Os @ 90 MHz, 112 5 V-tolerant), 1.7–3.6 V supply, Sleep/Stop/Standby modes with VBAT RTC support |
| Package | LQFP64 (10 × 10 mm), RoHS-compliant, tape-and-reel (TR) packaging per ordering code |
Pinout & Package
LQFP64 package with 0.5 mm pitch, 10 × 10 mm body size, exposed thermal pad (EP), and standard JEDEC MO-118 compliance. Pin count and signal mapping validated against STMicroelectronics DS10693 Rev 11 Section 4 ("Pinout and pin description") and Table 10 ("STM32F446xx pin and ball descriptions").
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDA, VSS, VSSA | Power supply and ground rails | Dual-domain power: VDD/VSS for digital logic and I/O; VDDA/VSSA for analog subsystem (ADC/DAC/temperature sensor) with independent filtering |
| PA0–PA15, PB0–PB15, etc. | General-purpose I/O banks | 114 total GPIOs grouped into A–K ports; most support multiple alternate functions (AF0–AF15), 5 V-tolerant on 112 pins, configurable pull-up/down |
| NRST | Active-low reset input | Asynchronous reset pin with internal pull-up; accepts external reset sources or debugger-initiated reset; supports reset timing per Section 6.3.18 |
| BOOT0 | Boot mode selection | High at power-on selects system memory boot (for DFU); low selects user flash; sampled during reset sequence per Section 3.14 |
| USB_OTG_FS_DP/DM, USB_OTG_HS_ULPI_ DIR/CLK/STP/Dx |
USB physical layer interfaces | Dedicated FS differential pair (DP/DM) with on-chip PHY; HS interface uses ULPI bus (6-pin) for external PHY connection and full-speed fallback |
Key Features
| Feature | Design Value |
|---|---|
| ART Accelerator™ | Enables zero-wait-state execution from flash at 180 MHz, eliminating cache misses and improving deterministic ISR latency in real-time control loops |
| Dual USB OTG Controllers | Independent FS (on-chip PHY) and HS (ULPI + dedicated DMA) paths allow simultaneous host/device roles and guaranteed bandwidth for high-throughput data streaming |
| Triple Interleaved ADC Mode | 7.2 MSPS aggregate sampling rate across three 12-bit ADCs with synchronized triggers - critical for multi-phase motor current sensing and PFC monitoring |
| Flexible Memory Controller (FMC) | Supports SDRAM, PSRAM, NOR/NAND flash, and SRAM with programmable timing - enables external frame buffers for HMI or protocol offload in gateway applications |
| Audio Subsystem | Dual SAI interfaces + SPDIFRX + audio PLL (PLLI2S/PLLSAI) enable simultaneous I2S master/slave, TDM, and coaxial digital audio input without CPU overhead |
Applications
| Industrial Motor Drive | Smart Energy Gateway |
|---|---|
|
Use Scenario: Closed-loop field-oriented control (FOC) of 3-phase BLDC/PMSM motors with real-time current/voltage feedback and thermal monitoring. IC Role / Device Role / Timing Role: Primary MCU executing FOC algorithm, ADC-triggered PWM generation, CAN-based command interface, and USB-based firmware updates. Use Value: Triple interleaved ADCs capture all three phase currents simultaneously at 7.2 MSPS; advanced timers deliver precise complementary PWM with dead-time insertion and fault protection. |
Use Scenario: Multi-protocol energy metering hub aggregating data from Modbus RTU, M-Bus, and DLMS/COSEM devices over RS-485 and CAN. IC Role / Device Role / Timing Role: Protocol gateway MCU managing concurrent serial stacks, secure OTA updates via USB OTG, and RTC-stamped event logging to external NAND. Use Value: 20 communication interfaces (4× UART, 4× I2C, 2× CAN, SDIO, CEC) eliminate external bridge ICs; FMC enables direct NAND interfacing for long-term data storage. |
| Professional Audio Mixer | Medical Patient Monitor |
|
Use Scenario: 16-channel digital audio mixer with analog input conditioning, real-time effects processing, and AES/EBU output. IC Role / Device Role / Timing Role: Audio processing engine handling I2S/SAI inputs, SPDIFRX digital input, and USB audio class streaming to PC. Use Value: Dual SAI + SPDIFRX + audio PLLs support simultaneous multi-format audio I/O; 180 MHz core delivers headroom for FIR filtering and dynamic range compression. |
Use Scenario: Portable ECG/SpO₂ monitor requiring low-power operation, analog front-end precision, and wireless data upload via USB. IC Role / Device Role / Timing Role: Sensor fusion MCU acquiring biopotential signals via 12-bit ADCs, computing heart rate variability, and storing encrypted logs in backup SRAM. Use Value: 4 KB VBAT-powered backup SRAM retains patient data during battery swaps; ultra-low Stop mode current (2.5 µA typ.) extends battery life beyond 72 hours. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-performance Cortex-M4 microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32F407VGT6 | Same Cortex-M4 core but lower max frequency (168 MHz), no ART Accelerator, 1 MB flash / 192 KB RAM, no QuadSPI or SPDIFRX | Lacks triple ADC interleaving, USB HS support, and audio-specific peripherals - unsuitable for high-fidelity audio or >180 MHz deterministic control | Select only if legacy design compatibility or cost sensitivity outweighs need for 180 MHz performance and audio interfaces. |
| STM32H743VIT6 | Cortex-M7 core (480 MHz), dual-core option, 2 MB flash / 1 MB RAM, enhanced crypto, no SPDIFRX but adds Ethernet MAC and JPEG codec | Higher compute throughput and security features, but larger footprint (LQFP100), higher power, and no native SPDIFRX - increases BOM cost for pure audio use cases | Choose when AI inference, secure boot, or Ethernet connectivity are mandatory; avoid if LQFP64 footprint and SPDIFRX are required constraints. |
Compared with STM32F446RET6TR, the STM32F407VGT6 trades audio/peripheral richness for broader legacy ecosystem support, while the STM32H743VIT6 delivers raw performance and security at the expense of pin compatibility, power efficiency, and SPDIFRX integration - making the F446RET6TR optimal for space-constrained, audio-aware, real-time industrial edge nodes.
Availability
STM32F446RET6TR is available at Aetrix Electronics and suitable for industrial motor drives, smart energy gateways, professional audio mixers, and portable medical monitors requiring stable component supply, long-lifecycle assurance, and RoHS-compliant LQFP64 packaging.
Supply support for STM32F446RET6TR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, sensors, and automotive semiconductors since 1987.
The STM32F4 series targets high-performance embedded applications demanding real-time responsiveness, rich analog/mixed-signal capability, and broad connectivity - with the F446 variant specifically optimized for audio, motor control, and protocol gateway use cases.
FAQ
What is the maximum operating frequency and how is it achieved?
The STM32F446RET6TR achieves 180 MHz maximum CPU frequency using its Adaptive Real-time Accelerator (ART Accelerator™), which implements prefetch and branch cache to eliminate flash wait states. This allows deterministic zero-wait-state execution directly from 512 KB embedded flash memory, verified per DS10693 Rev 11 Section 3.2 and electrical characteristics Table 43.
Does this MCU support USB High-Speed (480 Mbps) operation?
Yes - the STM32F446RET6TR integrates a dedicated USB OTG HS controller with ULPI interface, supporting 480 Mbps operation when paired with an external HS PHY. It also includes a separate USB OTG FS controller with on-chip PHY for full-speed (12 Mbps) operation without external components, as confirmed in Section 3.34 and Table 2.
How many ADC channels can be used simultaneously and at what aggregate rate?
All three 12-bit ADCs support triple interleaved mode, enabling simultaneous sampling across up to 24 channels at a combined rate of 7.2 MSPS (2.4 MSPS per ADC). This mode uses hardware synchronization and shared DMA resources, documented in Section 3.37 and electrical characteristics Table 6.3.21.
Is the LQFP64 package pin-compatible with other STM32F446 variants?
No - the STM32F446RET6TR (LQFP64) is not pin-compatible with LQFP100, LQFP144, UFBGA144, or WLCSP81 variants of the same family. Pin count, peripheral mapping, and power/ground distribution differ significantly across packages; migration requires PCB redesign and validation per Section 7.2 of DS10693 Rev 11.
STM32F446RET6TR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 64-LQFP
- Series:
- STM32F4
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M4
- Core Size:
- 32-Bit Single-Core
- Speed:
- 180MHz
- Connectivity:
- CANbus, EBI/EMI, I2C, IrDA, LINbus, SAI, SD, SPDIF-Rx, SPI, UART/USART, USB, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, LVD, POR, PWM, WDT
- Number of I/O:
- 50
- Program Memory Size:
- 512KB (512K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 128K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.7V ~ 3.6V
- Data Converters:
- A/D 16x12b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32F446RET6TR FAQ
1.How can I place an order for STM32F446RET6TR through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32F446RET6TR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32F446RET6TR reliable?
The price and inventory of STM32F446RET6TR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32F446RET6TR is usually 5 days.
3.What payment methods are accepted for STM32F446RET6TR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32F446RET6TR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32F446RET6TR?
STM32F446RET6TR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32F446RET6TR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32F446RET6TR?
For technical support, including STM32F446RET6TR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32F446RET6TR requirements.
6.How does Aetrix verify that STM32F446RET6TR is sourced from the original manufacturer or authorized distributors?
All STM32F446RET6TR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32F446RET6TR meets industry standards.
7.What is the process for return or replacement of STM32F446RET6TR?
All STM32F446RET6TR units undergo pre-shipment inspection (PSI). If there is an issue with STM32F446RET6TR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32F446RET6TR part is unused and in its original packaging.
Return procedure for STM32F446RET6TR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32F446RET6TR Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

