STMicroelectronics STM32F469AGY6TR
- Part No.:
- STM32F469AGY6TR
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 168-UFBGA, WLCSP
- Datasheet:
-
STM32F469AGY6TR.pdf
- Description:
- IC MCU 32BIT 1MB FLASH 168WLCSP
- Quantity:
- Payment:

- Shipping:

Inventory:3,403
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM32F469AGY6TR from STMicroelectronics is a high-performance Arm® Cortex®-M4 32-bit microcontroller with FPU and ART Accelerator™, operating up to 180 MHz (225 DMIPS), featuring 1 MB flash, 384+4 KB SRAM (including 64 KB CCM), integrated Chrom-ART Accelerator™ for GUI rendering, MIPI DSI host controller (720p/30 Hz), and dual USB OTG (FS + HS) with dedicated DMA. It targets embedded HMI systems requiring real-time graphics, camera input, and industrial connectivity.
For engineers reviewing the STM32F469AGY6TR datasheet, STM32F469AGY6TR pinout, STM32F469AGY6TR application, or STM32F469AGY6TR equivalent, key selection criteria include MIPI DSI support, dual Quad-SPI interface, LCD-TFT + DCMI coexistence, Ethernet MAC with IEEE 1588v2 hardware timestamping, and 161 I/Os with 5 V tolerance - critical for scalable HMI and vision-enabled edge devices.
Technical Context
The STM32F469AGY6TR integrates an adaptive real-time memory accelerator (ART Accelerator™) enabling zero-wait-state execution from flash at 180 MHz, alongside a dedicated Chrom-ART Accelerator™ (DMA2D) that offloads 2D graphics composition from the CPU. Its dual-bank flash architecture supports true read-while-write operation, essential for secure firmware updates without system interruption.
It features a full-featured peripheral set including dual CAN 2.0B controllers, 10/100 Ethernet MAC with MII/RMII and IEEE 1588v2 hardware support, and a parallel 8–14-bit camera interface capable of 54 MB/s throughput - all synchronized via a multi-AHB bus matrix and 16-stream DMA controller with FIFO buffering.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M4 with FPU and DSP instructions; enables floating-point math and signal processing in real time without external coprocessor. |
| Max Clock Frequency | 180 MHz; delivers 225 DMIPS (1.25 DMIPS/MHz), validated per Dhrystone 2.1 benchmark for deterministic real-time performance. |
| Memory | 1 MB dual-bank Flash (read-while-write), 384 KB SRAM + 4 KB backup SRAM + 64 KB CCM; supports concurrent code execution and data buffering. |
| Graphics Interface | MIPI DSI host controller (up to 720p @ 30 Hz) + LCD-TFT controller (XGA resolution) + Chrom-ART Accelerator™ (DMA2D); enables hardware-accelerated UI rendering with <5% CPU load. |
| Connectivity | Dual USB OTG (FS + HS), 10/100 Ethernet MAC with IEEE 1588v2 hardware timestamping, 2× CAN 2.0B, SDIO, and dual Quad-SPI; supports multi-protocol industrial gateway designs. |
| Analog Peripherals | 3× 12-bit ADCs (2.4 MSPS each, 7.2 MSPS interleaved), 2× 12-bit DACs, temperature sensor, and true RNG; suitable for closed-loop control and secure boot. |
| Package & I/O | UFBGA176 (10 × 10 mm, 0.8 mm pitch); 161 I/Os with interrupt capability, 159 rated 5 V-tolerant, supporting mixed-voltage system interfacing. |
Pinout & Package
STM32F469AGY6TR is housed in a 176-ball Ultra-Fine-Pitch Ball Grid Array (UFBGA176) package measuring 10 mm × 10 mm with 0.8 mm ball pitch. This RoHS-compliant, halogen-free package supports high-density PCB layouts and thermal dissipation via exposed thermal pad (EPAD).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDA, VDDUSB | Power supply inputs | Separate analog (VDDA), digital core (VDD), and USB PHY (VDDUSB) rails enable noise isolation and stable high-speed interface operation. |
| VCAP1/VCAP2 | Internal regulator decoupling | Two 2.2 µF external capacitors stabilize the internal 1.2 V regulator; mandatory for reliable 180 MHz operation. |
| PA0–PA15, PB0–PB15, etc. | General-purpose I/O banks | 161 total I/Os grouped into GPIO ports A–K; most support multiple alternate functions (e.g., SPI, I2C, USART, FMC) and 5 V tolerance. |
| PH13–PH15, PI0–PI12 | MIPI DSI lane signals | Dedicated high-speed differential lanes (CLKP/N, DAT0P/N–DAT3P/N) compliant with MIPI D-PHY v1.2 for display interface timing integrity. |
| PD0–PD15, PE0–PE12 | FMC address/data bus | 32-bit flexible memory controller interface supporting NOR/NAND/SDRAM with programmable timing for external display frame buffers or code storage. |
Key Features
| Feature | Design Value |
|---|---|
| ART Accelerator™ | Eliminates flash wait states at 180 MHz, enabling deterministic real-time response for time-critical HMI and control tasks. |
| Chrom-ART Accelerator™ (DMA2D) | Hardware-accelerated 2D graphics composition (blending, format conversion, rotation); reduces CPU load by >90% vs. software rendering. |
| MIPI DSI Host Controller | Supports 1–4 data lanes + clock lane at up to 500 Mbps/lane; enables direct connection to low-power, high-resolution displays without bridge ICs. |
| Dual Quad-SPI Interface | Independent interfaces with memory-mapped mode; allows simultaneous access to two external flash devices for secure dual-image boot or overlay filesystems. |
| DCMI + LCD-TFT Coexistence | Parallel 8–14-bit camera interface (54 MB/s) and RGB/TTL LCD controller operate concurrently; enables real-time video overlay on TFT displays. |
Applications
| Industrial HMI Panel | Medical Imaging Terminal |
|---|---|
Use Scenario: Touch-enabled operator interface for PLC-controlled machinery with animated status visualization and alarm logging. IC Role / Device Role / Timing Role: Primary application MCU managing GUI rendering via MIPI DSI, real-time data acquisition via ADCs/CAN, and secure firmware updates over Ethernet. Use Value: Chrom-ART Accelerator™ renders smooth animations at 60 FPS while reserving >90% CPU bandwidth for control loop execution and communication stack handling. |
Use Scenario: Portable ultrasound or endoscopy display unit capturing live video via parallel camera interface and driving high-resolution medical-grade LCD. IC Role / Device Role / Timing Role: Central processor coordinating DCMI video capture, DMA2D-based image scaling/format conversion, and MIPI DSI output with sub-frame latency. Use Value: Dual-bank flash enables A/B firmware swapping during runtime; 54 MB/s DCMI bandwidth sustains real-time 720p@30fps video ingestion without frame drops. |
| Smart Building Gateway | Automotive Diagnostic Tool |
Use Scenario: Edge gateway aggregating BACnet/IP, Modbus TCP, and CAN bus data from HVAC, lighting, and security subsystems. IC Role / Device Role / Timing Role: Network hub MCU running dual Ethernet and multiple CAN interfaces with IEEE 1588v2 timestamping for synchronized sensor fusion. Use Value: Hardware-accelerated CRC and cryptographic peripherals (RNG, AES engine) ensure secure OTA updates and encrypted inter-subsystem messaging. |
Use Scenario: Handheld OBD-II scanner with color TFT display, USB-C host connectivity, and J2534 passthrough for ECU reprogramming. IC Role / Device Role / Timing Role: Dual-USB OTG controller operates simultaneously as device (for PC connection) and host (for USB-to-CAN adapter), managed by single USB stack. Use Value: UFBGA176 package enables compact, ruggedized PCB layout; 159 5 V-tolerant I/Os simplify interface to legacy automotive protocols without level shifters. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-performance graphics-capable MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32F769NIH6 | Higher clock (216 MHz), larger RAM (512+16 KB), same UFBGA216 package; lacks MIPI DSI but adds JPEG codec and crypto accelerators. | Better suited for compute-intensive vision preprocessing; requires redesign for display interface (uses RGB or LVDS instead of MIPI DSI). | Select when JPEG compression/decompression or advanced cryptography outweighs native MIPI DSI integration. |
| STM32H743VIT6 | Dual-core (Cortex-M7 + M4), 480 MHz M7, 2 MB flash, no MIPI DSI; includes DSI host only in LQFP176/LQFP208 variants (not in LQFP100). | Targeted at asymmetric multiprocessing (e.g., M7 for AI inference, M4 for real-time control); display support requires external bridge or alternate interface. | Choose for heterogeneous workload partitioning where MIPI DSI is secondary to raw compute throughput and dual-core determinism. |
Compared with STM32F469AGY6TR, the STM32F769NIH6 trades MIPI DSI for JPEG acceleration and higher clock speed, while the STM32H743VIT6 sacrifices integrated DSI for dual-core flexibility and 2× flash - making the AGY6TR uniquely balanced for cost-sensitive, MIPI-native HMI designs.
Availability
STM32F469AGY6TR is available at Aetrix Electronics and suitable for industrial HMI panels, medical imaging terminals, smart building gateways, and automotive diagnostic tools requiring stable component supply across long-lifecycle deployments.
Supply support for STM32F469AGY6TR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, specializing in microcontrollers, power management, sensors, and automotive ICs with vertical manufacturing capabilities and broad industrial certification coverage.
The STM32F469xx series belongs to ST's high-performance Cortex-M4 MCU family, designed specifically for human-machine interface (HMI) applications demanding integrated graphics acceleration, rich connectivity, and real-time responsiveness in resource-constrained embedded systems.
FAQ
What is the maximum resolution supported by the MIPI DSI interface on STM32F469AGY6TR?
The MIPI DSI host controller supports up to 720p (1280×720) at 30 Hz with 1–4 data lanes and compliant D-PHY v1.2 timing. It does not support 1080p natively; achieving higher resolutions requires external timing controllers or bridge ICs, as confirmed in Section 2.12 and Table 5.3.13 of DS11189 Rev 8.
Does STM32F469AGY6TR support hardware encryption acceleration?
No, the STM32F469AGY6TR does not include dedicated AES, DES, or SHA hardware accelerators. It features a true random number generator (RNG) and CRC calculation unit, but cryptographic operations rely on software libraries or external secure elements, as documented in Sections 2.38 and 2.5 of the datasheet.
Can the STM32F469AGY6TR run from internal RC oscillators without external crystals?
Yes - it includes factory-trimmed 16 MHz HSI (±1% accuracy) and 32 kHz LSI for RTC, enabling crystal-free operation in non-precision timing applications. However, USB HS, Ethernet, and MIPI DSI require external clock sources (4–26 MHz HSE or dedicated PLL inputs), per Sections 2.16 and 5.3.10.
What is the function of the VCAP1/VCAP2 pins, and what capacitor value is required?
VCAP1 and VCAP2 connect to external 2.2 µF ceramic decoupling capacitors (X7R, 10% tolerance, 6.3 V rating) that stabilize the internal 1.2 V voltage regulator. Omitting or undersizing these capacitors causes unstable operation above 120 MHz, as specified in Section 5.3.2 and Table 19 of DS11189 Rev 8.
STM32F469AGY6TR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 168-UFBGA, WLCSP
- Series:
- STM32F4
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M4
- Core Size:
- 32-Bit Single-Core
- Speed:
- 180MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, IrDA, LINbus, SAI, SDIO, SPI, UART/USART, USB, USB OTG
- Peripherals:
- Brown-out Detect/Reset, DMA, I2S, LCD, POR, PWM, WDT
- Number of I/O:
- 114
- Program Memory Size:
- 1MB (1M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 384K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.7V ~ 3.6V
- Data Converters:
- A/D 24x12b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM32F469AGY6TR FAQ
1.How can I place an order for STM32F469AGY6TR through Aetrix?
Please submit a Request for Quotation (RFQ) for STM32F469AGY6TR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM32F469AGY6TR reliable?
The price and inventory of STM32F469AGY6TR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM32F469AGY6TR is usually 5 days.
3.What payment methods are accepted for STM32F469AGY6TR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM32F469AGY6TR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM32F469AGY6TR?
STM32F469AGY6TR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM32F469AGY6TR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM32F469AGY6TR?
For technical support, including STM32F469AGY6TR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM32F469AGY6TR requirements.
6.How does Aetrix verify that STM32F469AGY6TR is sourced from the original manufacturer or authorized distributors?
All STM32F469AGY6TR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM32F469AGY6TR meets industry standards.
7.What is the process for return or replacement of STM32F469AGY6TR?
All STM32F469AGY6TR units undergo pre-shipment inspection (PSI). If there is an issue with STM32F469AGY6TR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM32F469AGY6TR part is unused and in its original packaging.
Return procedure for STM32F469AGY6TR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM32F469AGY6TR Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
